



ACIAIN
ACIOUT


E440
E442



6800 ROM MONITOR


VERSION 1.0

USERS GUIDE



SOUTHWEST TECHNICAL PRODUCTS CORPORATION

219 W. Rhapsody San Antonio, Texas 78216



Copyright © 1977, Southwest Technical Products Corporation

SWTPC SWTBUG® (SWATBUG) MONITOR ROM

One of the features of the SWTPC 6800 Computer System is that the conventional programmer's console has been replaced with a monitor ROM. The programmer's console consists of all the pretty switches and lights often found on similar microcomputers that are used to bootstrap the system after power up. The programmer's console not only raises the cost of the system, but more often than not is confusing and tedious to use for both beginning and experienced programmers. The monitor ROM on the other hand is a permanently stored program that gives the computer the intelligence required to communicate with the operator thru an interfaced terminal system immediately after power up without flipping switches for 10 minutes. This technique makes the computer do the work of simplifying communication between itself and the operator.

SWTBUG® is the name of the monitor program used in the SWTPC 6800 Computer System. It might be thought of as kind of a mini-operating system since it gives the operator command control over the computer system.

Features of the SWTBUG® ROM include:

- * Memory Examine and Change
- * Program loading from cassette or paper tape thru the control interface or thru I/O port # 0.
- * Program saving to cassette or paper tape
- * Go to user program
- * Display contents of registers
- * Erase SWTPC CT-1024 terminal system screen
- * SWTPC MF-68 floppy disk boot
- * Byte search
- * Breakpoint debugging
- * Vectored hardware and software interrupts to user defined addresses


SWTBUG® is a permanently stored program and cannot be erased or lost by either a loss of power or user program error. It is always resident in the computer while power is ON and need never be loaded into the machine. Subroutines within the ROM are documented and available to the user to simplify programming and conserve on the use of user RAM memory. Character input and output, string output and return to monitor are just a few subroutines available to the user.

SWTBUG® is a 1K byte program and is addressed high in memory, far above the amount of RAM memory required for most user programs. Since SWTBUG® does require a small amount of RAM memory for operation, a 128 byte scratchpad RAM has been implemented on the processor board so that no external user RAM memory is required for monitor operation. There is even enough extra room in this RAM so that short programs such as memory diagnostics can be loaded into and run from the scratchpad RAM without requiring any external user RAM memory. Extra care however must be exercised to avoid oversteering any memory locations required for proper monitor operation. Complete details on this are given later in this writeup. The SWTBUG® ROM is located from memory addresses E000 thru E3FF. The scratchpad RAM is located from memory addresses A000 thru A07F. Both components are physically located on the processor board and are functional any time the system is powered up. Whenever computer control is transferred from SWTBUG® to the user program, there are only four ways to get back into the SWTBUG® command mode. The first is to put a jump to the CONTRL entry point address within SWTBUG® as the last step of your program. The second is to incorporate a command or action within your program which transfers program control to the CONTRL entry point address within SWTBUG®. The third is to depress the front panel RESET button. The fourth is turn the computer OFF and then back ON again. The fourth method is rather drastic and wipes out all RAM memory data, it is only mentioned to let you know that the computer always powers up with the SWTBUG® monitor in the command mode.

SWTBUG® INSTALLATION

SWTBUG® is a MOS device and MOS integrated circuits are susceptible to damage by static electricity. Although some degree of protection is provided internally within the integrated circuits, their cost demands the utmost in care. Before opening and/or installing SWTBUG® you should ground your body and all metallic tools coming into contact with the leads, thru a 1M ohm ¼ watt resistor. The ground must be an "earth" ground such as a water pipe, and not the circuit board ground. As for connection to your body, attach a clip lead to your watch or metal ID bracelet. Make absolutely sure that you have the resistor connected between you and the "earth" ground, otherwise you will be creating a dangerous shock hazard. Avoid touching the leads of the integrated circuits any more than necessary when installing it, even if you are grounded. Static electricity should be an important consideration in cold, dry environments. It is less of a problem when it is warm and humid.

When using SWTBUG® with an MP-A processor card, one board change is necessary since SWTBUG® is a full 1K ROM and MIKBUG® was a ½K device. If this ROM is replacing MIKBUG®, remove MIKBUG® from its socket. On the back side of the MP-A board you will notice that pin 15 of IC-2 (ROM) is grounded. The land coming from pin 15 should be broken and a wire added as shown below.



SWTBUG® should now be installed in the socket for IC-2. Be sure to orient the ROM correctly when re-installing. The semicircle notch or dot should match with the MP-A board's component layout drawing.

When installing SWTBUG® in the MP-A2 processor board no board modifications are necessary. Follow the instructions supplied with the MP-A2 instruction set.

SWTBUG® OPERATION

The SWTBUG® firmware enables the computer to communicate with a terminal to perform various programming and debugging functions. SWTBUG® will communicate with a terminal via either a MP-C control interface or MP-S ACIA serial interface on I/O port 1. An optional MP-C interface can be installed on I/O port 0 for punch and load functions. Although SWTBUG® is essentially compatible with MIKBUG®, be sure to read the COMPATIBILITY section before running any programs written for MIKBUG®. Below is a detailed description of each SWTBUG® command.

RESET

Upon receiving a RESET command, as during power up, SWTBUG® will initialize the system to receive commands from a terminal. When the RESET button is pushed, control will transfer to location E0D0 of SWTBUG®. The RESET button should be used for exiting loops or malfunctioning programs. After resetting, the computer should respond with a carriage return, line feed and a \$ sign. At this point, SWTBUG® is waiting for commands. If breakpoints are being used, the RESET function will not disable breakpoints. The BREAK-POINT function should be referenced for additional information.

MEMORY EXAMINE AND CHANGE M (addr)

The Memory Examine and Change function can be used to enter machine code programs and to display and/or change the contents of memory. The Memory Examine and Change function should be used as follows:

- 1.) Type M. The computer should echo the M and output a space.
- 2.) Type in the four digit hexadecimal address that you wish to examine and/or change. The computer should respond with a carriage return, line feed, \$, the address and the data that is stored at this address.
- 3.) At this point the user has the option of advancing, either forward or backward, to the next memory location, or changing the data stored at the displayed address and advancing to the next location or of exiting the M function.
 - a.) To display the next sequential address and data, a line feed or any character other than 0123456789ABCDEF : ; ↑ = > ? or a space or a carriage return may be entered. Any leading spaces that are entered will be ignored by the memory change function.
 - b.) To display the next sequential address going backward from the present location, a ↑ should be entered.
 - c.) To change the data stored at the displayed location, enter the new data, either with or without a leading space. If a non-hex value, such as a 3Q is entered the data will remain unchanged and the memory change function will be exited. If the data is unable to be changed (write protected memory, etc.) a ? will be output and the memory change function will be exited.
 - d.) To exit the Memory Examine and Change function, type a carriage return.

Below is an example. The underlined parts are what was entered by the user.

<u>\$M 0100</u>	MEMORY LOCATION 0100 OPENED
\$0100 00	DISPLAY NEXT LOCATION
\$0101 BD	DISPLAY NEXT LOCATION - SPACES IGNORED
\$0102 5D	DISPLAY NEXT LOCATION
\$0103 C1 <u>01</u>	CHANGE CONTENTS TO 01
\$0104 C9 <u>23</u>	CHANGE CONTENTS TO 23. SPACES IGNORED
\$0105 15 <u>^</u>	READ PREVIOUS LOCATION
\$0104 23	DISPLAY NEXT LOCATION
\$0105 15 <u>30</u>	ENTER NON-HEX VALUE
<u>\$M 0105</u>	SWTBUG CONTROL RESUMED. OPEN NEW LOCATION
\$0105 15	EXIT BY HITTING CARRIAGE RETURN
<u>\$M E000</u>	OPEN ANOTHER LOCATION
\$E000 FE <u>56?</u>	ATTEMPTED TO CHANGE WRITE PROTECTED MEMORY
\$	SWTBUG CONTROL RESUMED

REGISTER DUMP FUNCTION R


The R command will display the current contents of the MPU's pushdown stack. "Current" means the status of data stored on the stack immediately before SWTBUG® control is resumed. The following is a typical register dump:

\$R					
\$FF 16 23 17EC 0103 A042					
\$					
CONDITION CODES	ACC B	ACC A	INDEX REG.	PGM. CTR.	STACK PTR.

The condition codes are as defined below:

BIT NO.	LABEL	CONDITION CODE
0	C	Carry—borrow
1	V	Overflow
2	Z	Zero
3	N	Negative
4	I	Interrupt mask
5	H	Half carry

In the above example the condition code of "3C" can be interpreted as follows:



Below are two examples of how the R command works. Assume that this small program was entered to change certain registers.

```

$M 0100
$0100 CE 8E LOADS STACK POINTER TO 1000
$0101 12 10
$0102 34 00
$0103 86 CE LOAD INDEX REGISTER WITH 1234
$0104 00 12
$0105 C6 34
$0106 FF 86 LOAD ACCUMULATOR A WITH 00
$0107 FD 00
$0108 08 C6 LOAD ACCUMULATOR B WITH FF
$0109 23 FF
$010A 67 7E JUMP BACK TO SWTBUG CONTROL
$010B F7 E0
$010C 60 E3
$010D DD
AT THIS POINT THE STATUS WILL NOT BE PUSHED ON THE STACK

```



```

$R
$FF DC FC 6EFD 0100 A042 REGISTER DUMP BEFORE RUNNING PROGRAM
$G
$R
$FF DC FC 6EFD 0100 A042 NOTE R DUMP THE SAME AFTER RUNNING
$J 0100
$R
$FF DC FC 6EFD 0100 A042 THE SAME AFTER A JUMP
$M 010A AT THIS POINT THE JUMP TO SWTBUG CONTROL
$010A 7E 3F IS REPLACED WITH A SWI. NOTE THE VALUE
$010B E0 OF THE REGISTERS AFTER THE NEXT DUMP.
$G
$F9 FF 00 1234 010A 0FF9 R DUMP GIVEN BY SWI
$R
$F9 FF 00 1234 010A 0FF9 DUMP SHOWS THE PROGRAM CHANGES
$
$FF DC FC 6EFD 0100 A042 R DUMP AFTER A RESET

```

In the above program you will notice that the register dump after running the program is the same as before even though the program contained statements that changed the processor's registers. The register dump did not reflect these changes because the new conditions were not pushed on the computer's stack. Note, however, the register dump did reflect the change when the last instruction was a software interrupt—a SWI instruction will push the processor's status on the stack and then display the contents of the registers.

CT-1024 CLEAR SCREEN COMMAND C

The C command outputs a home-up (1016) and an erase to end of frame (1616) control characters for the clearing of the screen on a SWTPC CT-1024 or equivalent terminal system.

GO TO USER'S PROGRAM FUNCTION G

Upon entering a G command, SWTBUG® will transfer control to the user's program by executing a RTI (return from interrupt) instruction. This effectively causes the computer to jump to the memory address stored in memory locations A048 and A049 in the SWTBUG® RAM. A048 contains the most significant byte and A049 the least significant byte of the memory address. If, for example, you wish to execute a program starting at 0100, change A048 to a 01 using the M function and change A049 to 00. Typing a G will then cause the computer to execute the program whose starting address is 0100. Upon entering a program using the G function, the stack pointer will be set at A049. The G function is also used to restart a program after a breakpoint has been moved. In this case A048 and A049 should not be changed. See the Breakpoint section for further information.

JUMP TO USER'S PROGRAM J(addr)

The J command will cause the computer to execute the program whose starting address is given in the entered address. The J command does not look at locations A048 and A049. The stack pointer will be set at A042 upon entering a program with a jump command. Example: J 0100. If a non-hex character is entered, SWTBUG® control will resume.

ASCII TAPE PUNCH COMMAND P


The P command provides a means for storing the contents of specified memory on either cassette or paper tape. Normal output from the computer during a punch is thru either an MP-C or MP-S serial interface on I/O port 1, but a MP-C interface on I/O 0 can be selected. (See the description of the O command.) To use the P command, the upper and lower limits of the range to be punched must first be stored in locations A002-A005 of the

SWTBUG® RAM. If you wanted to punch from addresses 0123 to 4567 (inclusive) you would use the memory examine and change functions to set computer memory as follows.

A002 → 01 MOST SIGNIFICANT BYTE OF LOWER ADDRESS
 A003 → 23 LEAST SIGNIFICANT BYTE OF LOWER ADDRESS
 A004 → 45 MOST SIGNIFICANT BYTE OF UPPER ADDRESS
 A005 → 67 LEAST SIGNIFICANT BYTE OF LOWER ADDRESS

Typing P would turn the punch on and output the specified memory data. A sample punch output is as follows:

```
$M A002
$A002 02 01 MSB OF LOW ADDRESS
$A003 72 00 LSB OF LOW ADDRESS
$A004 EF 01 MSB OF HIGH ADDRESS
$A005 00 20 LSB OF LOW ADDRESS
$A006 5F
$P TAPE PUNCH COMMAND
S11301008E1000CE12348600C6FF3FE0E3DD005DB2
S11301108090E05160F73A8201F500FFC79771D1F2
S10401200DA
$
S11301008E1000CE12348600C6FF3FE0E3DD005DB2
```



The S1 at the start of the block is used to tell the load routine that valid punch data follows. Each punch block must begin with the S1. The 1316 is the number of bytes that follow in the block. In this case two bytes are required for the starting address of the block (01 and 00), 1016 bytes are required for the data (8E10 00 CE 12 34 86 00 C6 FF 3F E0 E3 DD 00 50) and one byte is required for the checksum (B2). The checksum is generated by adding the complement of the start of block address and the data, 8 bits at a time. At load-in time another checksum is generated by the load routine which must match with the one generated at punch time.

As the punch begins a PUNCH ON (1216) control character will be output to the punch device. If a MP-C control interface is the selected interface, un-used lines on the PIA will be strobed to turn on the punch function of a SWTPC AC-30 or equivalent tape interface. (See the PIA Strobing section for more information.) When the punch is completed, a PUNCH OFF (1416) control character will be output and another PIA line will be strobed. User control is then returned to SWTBUG®. To complete the tape making procedure you will have to enter the end of tape command described below.

END OF TAPE COMMAND E

The E command will punch the contents of the program counter (A048-A049) and an S9 to tape. The S9 is decoded by the load routine as an "end of tape" marker. For example, if you wish to save a program that resides from 0000 to 000F and whose starting address is 0005, you would perform the following sequence-

```
$M A002
$A002 FC 00
$A003 3E 00
$A004 A0 00
$A005 49 0F
$A006 4C
```



```

$M A048
$A048 01 00
$A049 03 05
$A04A F4
$P
S11300000A0501001EF023FF01A01B351B37022443
$E
S105A048000050DS9
$
$

```

A048 and A049 are automatically transferred to A002-A005 and punched to tape by the E command. A short delay follows the S9 to allow clean load-ins on cassette tape. Appropriate punch on/off commands are automatically sent.

TAPE LOADER FUNCTION L

The L function is used to load either a MIKBUG® or SWTBUG® formatted program from either paper or cassette tape. To use the L function, first set up the tape in the loading device and type L. As with the punch command, a L function will load from an MP-S or MP-C on I/O port 1 or if selected a MP-C on I/O port 0. A READER ON (1116) control character is output at the beginning of the load and terminal echo is disabled. Again the PIA is strobed for use with a tape interface. When the S9 end of tape marker is read, control will return to SWTBUG®. If a checksum error is detected, a ? will be printed and control will return to SWTBUG®. The load routine verifies that the data being loaded is actually stored in the correct memory locations. If, for some reason, a byte is not stored (bad memory, etc.) the computer will respond with a ?. To abort the load function the RESET switch can be pressed. Before attempting to load a SWTPC binary formatted tape, be sure to read the COMPATIBILITY section.

OPTIONAL PORT COMMAND O (not zero)

The O (not zero) command enables the user to load from or punch to a MP-C control interface plugged on to port 0. To use the O command, type O followed by the desired option P, E or L (punch, end of tape or load). The same rules apply for using the P, E and L functions as described earlier. The O command will not support an ACIA type serial interface on port 0.

NOTE: When using a MP-C interface on port 0, a RESET will not, automatically turn off the reader and punch as is done when installed on port 1. This makes it impossible to create or load a binary formatted tape from an MP-C interface installed on I/O port 0 using existing binary load and punch programs.

SOFTWARE BREAKPOINTS B(addr)

The B command enables the user to enter breakpoints (software interrupts) in a program for debugging purposes. Breakpoints enable a program to be stopped at any point for register examination, memory changing, etc.

To use the breakpoint function, first load in your program and set up A048 and A049 to the starting address of the program. Type B and then enter the address where you want to set the first breakpoint. SWTBUG® will store the data that was at this address and replace it with a 3F (software interrupt). Typing G for Go to User Program will start program execution. When the program reaches the 3F, execution will stop and the processor's registers will be displayed. The B function can be used again to move the breakpoint to a new location—SWTBUG® automatically replaces the data at the old breakpoint location with the original instruction. A G should be used to re-start the program—do not reset A048 and A049—SWTBUG® automatically pulls the restart location from the stack. To remove breakpoints, type B followed by a carriage return. Breakpoints should always be removed in this way after using the breakpoint function. If, while using breakpoints, the system is reset, the correct location on the stack will be lost. After resetting, the program counter addresses (A048, A049) should be re-initialized to the beginning of the program and execution restarted. A

previously set breakpoint will remain and may be changed or removed as described earlier. If, when using the B command, a non-hex value is entered the previous breakpoint will be removed and SWTBUG® control will resume.

There are several things that one must be aware of when using breakpoints to insure proper operation.

- 1.) The breakpoint function uses the same locations as do vectored software interrupts; therefore, vectored software interrupts should not be used with breakpoints.
- 2.) The SWI jump location, A012, will be set to E124 when breakpoints are not in use, as after power up, and will be set to E123 when breakpoints are in use. This location serves as a pointer to tell the computer what to do when a 3F is seen. The RESET button will **not** re-set this location to the non-breakpoint state. The breakpoint-activated state can **only** be exited by typing B followed by a carriage return. If you are using breakpoints in a program that "bombs out" and you hit the RESET switch, you must clear the present breakpoint before going on to another program. If this is not done before a new program is loaded in, the first time the B command is used one byte of the new program will be replaced by the stored byte from the last program.
- 3.) Do not set a breakpoint to an address where a breakpoint is already set. Doing so will cause the computer to lose the original program data.

DO NOT	THIS IS OK
B 1377	B 1377
G	B 0100
B 1377	B1377
	B carriage return

- 4.) The breakpoint routine uses SWTBUG RAM locations A014–A016; therefore, programs which use these three bytes should not be used in conjunction with breakpoints.

DISK BOOT D

SWTBUG® contains the boot necessary to initialize a SWTPC MF-68 disk system. Typing D will transfer control to the disk operating system, (if attached). If D (is accidentally typed with no disk attached, the reset button must be pressed. Since the disk boot contains no error detection, it may need to be typed more than once to do a boot.

JUMP TO PROM PROGRAM Z

Typing Z will transfer control to a program stored in PROM (if applicable) whose starting address is at C000. Typing Z is the equivalent of typing J C000.

BYTE SEARCH F (high address) (low address) (byte)

The F (find) command will search memory from the specified low address to the high address, inclusive, and will display all memory locations containing the byte specified. For example, to find all memory locations between 0100 and 0200 that contain 8E, the following command should be used: F 020001008E. Note that no spaces may be used between addresses and that the high address goes first.

%F 020001008E

If a non hex value is entered, SWTBUG control will resume.

VECTORED SOFTWARE INTERRUPTS

Normally when encountering a SWI (3F) instruction, the computer will display the processor's registers and SWTBUG[®] control will be resumed. If desired, the 3F command can be vectored to anywhere in memory, just like the NMI and IRQ interrupts. To use the vectoring capability simply store the service routine address at location A012 - A013 in the SWTBUG[®] RAM. When a 3F is encountered, processor control will be transferred to the memory address stored in A012-A013. Note: each time the system is RESET, A012 will be reset to the location of the register dump routine. This means that any program which uses vectored SWI's should set up this location each time it is executed. If the location you wish to vector to is 10D0, for example, the following statements at the beginning of the program will set up the vector correctly:

```
LDX # $10D0    LOAD VECTOR ADDRESS
STX $A012      STORE VECTOR
```

Vectored software interrupts should not be used in conjunction with breakpoints since the breakpoint routine uses locations A012 - A013.

VECTORED INPUT/OUTPUT

If desired, input and output can be vectored to a MP-S or MP-C interface on ports other than #1. Locations A00A - A00B contains the port address that the subroutines INEE and OUTEEE use for inputting and outputting characters. To use vectored input/output your program must store the desired I/O address in A00A - A00B before any I/O is done. Below is a list of I/O address assignments for each port:

PORT	ADDRESS
0	8000
1	8004
2	8008
3	800C
4	8010
5	8014
6	8018
7	801C

The program statements that would set up the correct port would be as follows:

```
LDX # $8018    I/O on port 6
STX $A00A      Store
```

SWTBUG[®] will look at the port and will self-configure for either a MP-C or MP-S type interface.

NOTE: Any time that SWTBUG[®]'s control sequence is initiated or when the RESET button is pushed, the I/O address will be reset to port #1. Therefore complete SWTBUG[®] monitor control cannot be moved to another port.

USING NON-MASKABLE INTERRUPTS

Using non-maskable interrupts is very similar to using vectored software interrupts. A non-maskable interrupt will occur whenever the NMI line on the computer's bus is grounded either through hardware or by an ACIA or PIA. When the NMI is seen, processor control will be transferred to the location stored in A006 and A007. For example if an NMI service routine is desired at location 1000 the following statements should be used at the beginning of your program to set up the correct NMI jump address.

```
LDX # $1000
STX $A006
```

USING MASKABLE (IRQ) INTERRUPTS

Using regular maskable interrupts is the same as using non-maskable interrupts except that when the IRQ line is grounded processor control will jump to the address stored in A000 and A001. The computer will only respond to the interrupt if the processor's interrupt mask bit 1 is 0. A CLI instruction at the beginning of your program will insure this condition.

PIA STROBING

Use of the Control Interface for Read/Punch—On/Off Decoding

SWTBUG® software contains subroutines to send out pulses to unused pins of the PIA integrated circuit on the MP-C serial control interface that can be used for automatic reader/punch controls. These pulses can be used if you are using a SWTPC AC-30 cassette interface and a terminal in which access to the control command decoding is denied.

If you intend to use the read/punch control logic output on the MP-C control interface board, make the following connections from the indicated pins of IC1 on the MP-C control interface board to the specified pins of a twelve pin male connector shell. The connector pinning shown below is correct for a SWTPC AC-30 cassette interface and will need modification for other units. Be sure to make the wires long enough to reach your AC-30 where the connector will be plugged. If you have access to your terminal's 16X baud rate clock, the terminal's clock bus should be broken and the 16X clock IN and OUT lines brought out to the same connector.

MP-C ICI pin 7 (read on)	12 pin male shell female pin	1
MP-C ICI pin 4 (punch on)	12 pin male shell female pin	2
MP-C ICI pin 6 (read off)	12 pin male shell female pin	3
MP-C ICI pin 5 (punch off)	12 pin male shell female pin	4
Terminal's 16X clock OUT	12 pin male shell female pin	5
Terminal's 16X clock IN	12 pin male shell female pin	6
MP-C ground	12 pin male shell female pin	12

These signals are low going pulses and are about 15 microseconds wide. They are not buffered and should drive a maximum of only one standard TTL load.

PIA strobing will work only on SWTBUG's L, P and E functions. Strobing is not supported in BASIC and some other SWTPC software.

OPERATING THE MP-A2 PROCESSOR BOARD AT BAUD RATES HIGHER THAN 1200 BAUD

The MP-S Serial Interfaces available for the SWTPC 6800 Computer System are capable of operating at baud rates up to 9600 baud. Although baud rate clocks for 110, 150, 300, 600 and 1200 baud are generated, buffered and fed onto the mother board by IC4 of the MP-A2 board, clocks for additional baud rates are also available from IC4 as well. The table below gives the baud rate and respective output pin number of IC4.

BAUD RATE	MP-A2 IC4 pin
75	9
200	6
1800	15
2400	3
3600	16
4800	2
7200	17
9600	1

To use the selected clock, run an insulated jumper between the specified pin and pin 13 of IC10 on the MP-A2 board. Run another insulated jumper between pin 12 of IC10 and either the UD1 or UD2 bus connections points at the connector edge of the MP-A2 circuit board. IC10 is a low power TTL buffer which must be inserted between the baud rate clock generator and the mother board bus. Since user defined lines UD1 and UD2 are carried on just the 50-pin main board bus and lines UD3 and UD4 are carried on just the 30-pin interface board, it will be necessary to jumper two of the buses together to provide the selected baud rate clock on the interface card bus. Each serial interface card to be operated with the selected baud rate clock will have to be jumpered so its clock is acquired from the selected user defined line rather than one of the five original baud rate clocks already present.

OPERATING THE MP-A PROCESSOR BOARD AT BAUD RATES HIGHER THAN 1200 BAUD

When using the MP-S serial interface with an MP-A processor board, baud rate clocks for up to 9600 baud are available from the baud rate generator on the MP-A processor board. The table below shows the baud rates available and from which pin of IC4 on the MP-A board they are derived. These 16X baud rate clocks are best fed back to the interface boards via the user defined lines provided on the mother board. These baud rates of course are in addition to the 110, 150, 300, 600 and 1200 baud rate clocks already provided on the mother board.

BAUD RATE	MP-A ICA Pin
75	9
200	6
1800	15
2400	3
3600	16
4800	2
7200	17
9600	1

COMPATIBILITY

Although SWTBUG[®] has been written to be as compatible as possible with MIKBUG[®] and with software supplied by SWTPC, it can never be completely MIKBUG[®] compatible. All major subroutines of SWTBUG[®] are address and function compatible with MIKBUG[®], but if you have a program that enters into the middle of a MIKBUG[®] routine for some reason, program modifications will be necessary. The following is a list of the MIKBUG[®] compatible subroutines and strings along with their entry point addresses.

E040	LOAD19	E0C8	OUT 4HS
E047	BADDR	E0CA	OUT2HS
E055	BYTE	E0D0	START
E075	OUTCH	E0E3	CONTRL
E078	INCH	E19C	MCLOFF
E07B	PDATA2	E19D	MCL
E07E	PDATA1	E1AC	INEEE
E0BF	OUT 2H	E1D1	OUTEEE

If any doubt exists as to the compatibility of a particular program, it should be disassembled and any references to memory locations E000 - E1FF be verified.

Since SWTBUG[®] is more complex than MIKBUG[®], more RAM area must be used in the 6810 SWTBUG[®] RAM. If vectored software interrupts and breakpoints are not being used, the area from A014 to A033 and from A04A to A07F can be used for small, temporary programs such as memory diagnostics. Note that some programs written for MIKBUG[®] use locations A034 - A036—these locations are not available for use in SWTBUG[®].

LOADING BINARY TAPES THRU SWTBUG[®]

SWTBUG[®] was written to accept the binary formatted tapes supplied by SWTPC. These tapes include 4K BASIC, 8K BASIC, CORES and DESEMBLER. When loading these tapes the following rules must be followed:

- 1.) The tape reading device (AC-30, etc.) must be locked in the read on mode during the binary load.
- 2.) Binary tapes must be loaded in thru port #1, the control port. The optional load from port 0 command is not supported in binary. You may load in ASCII however.
- 3.) When using a PIA type interface to load binary tapes, the unused lines used for reader/punch on/off strobing are not activated.

NOTE: This does not mean that SWTBUG[®] is equipped with a binary loader—only certain SWTPC binary tapes that contain a special binary loader (in ASCII) will work correctly.

To load the tape simply follow the instructions given for loading an ASCII tape, but keep the reader locked on.

SPECIAL NOTES ON USING AN ACIA AND PROGRAM MODIFICATIONS

Many available 6800 programs written for MIKBUG[®] assume that a PIA' type MP-C control interface is being used and may address this port directly. When using an ACIA type interface, these references need to be changed. For example, some programs, such as BASIC and CO-RES, poll the PIA periodically to see if a character has been typed in. This is done in order to kick out of a loop or a print sequence. (BASIC uses CTL.C and CO-RES uses CTL.X.) The source statements that do this usually take the following form:

```
B6 8004 LDA A PIAD      LOAD A FROM DATA REG.
2B 03   BMI PRINT      BRANCH IF NOT CHAR. SEEN
7E XX XX JMP READY or RESTART
PRINT REMAINDER OF SEQUENCE
```

To change to a MP-S serial interface, this code can sometimes be replaced as follows;

```
LDA A PIAD → ASR A      SEE IF CHAR. LOADED
BMI PRINT → BCS PRINT   BRANCH IF CHAR. INPUT
JMP READY
PRINT REMAINDER OF SEQUENCE
```

Before modifying any programs on your own, you should have a working knowledge of SWTBUG[®]'s ACIA input routine, ACIA operation, and your particular program. The following is a list of patches to some SWTPC supplied programs.

BLKJAK — SWTPC 6800 Black Jack Program

LOCATION	DATA
0270	7E 064A
0647	7E 026D
064A	B6 E008
064D	27 08
064F	B6 8004
0652	2B F3
0654	7E 0275
0657	B6 8004
065A	47
065B	24EA
065D	20 F5

With the above modifications BLKJAK will be compatible with either an ACIA or PIA type interface.

CO-RES Ver. 1.0 and 1.01 ACIA Modifications

LOCATION	DATA
1682	47
1683	24 02
1685	20 A0

BASIC 8K and 4K up to an including Ver. 2.0 cannot be modified for ACIA operation. Later versions should be purchased.

GENERAL RULES FOR PROGRAM WRITING

Although for a user program to be functional it need only work with the exact system it was written for, following a few simple rules reduces program modifications for 6800 systems using other monitors. Following these rules will make your programs more professional and versatile. Some general guidelines are as follows:

- 1.) Minimize the number of references made to the ROM.
- 2.) Do not use strange, in-between SWTBUG® addresses. Generally only the routines BADDR, BYTE, PDATA1, INHEX, OUT4HS, OUT2HS, CONTRL, INEEE and OUTEEE should be used.
- 3.) For large programs, vector I/O through a jump instruction for ease of change to match other I/O packages. Example:

DON'T	DO	
JSR INEEE	JSR INPUT	
}	}	
JSR INEEE	JSR INPUT	INPUT: JMP INEEE
}	}	
JSR INEEE	JSR INPUT	

- 4.) Try not to use the SWTBUG® RAM any more than necessary. With the exception of using it as stack storage and memory diagnostics, there is no real reason to use the SWTBUG® RAM area.
- 5.) Define the stack area at the beginning of the program. Example: Start LDS #A042. Relocating the stack location to A042 at the beginning of each of your programs will prevent you from having to reload the program counter addresses A048 and A049 each time you RESET and restart your program.
- 6.) Most programs should have a provision for exiting them without hitting the RESET button. A jump to CONTRL (7E E0E3) instruction in your program will cause SWTBUG® control to resume when executed.

MEMORY DIAGNOSTICS

The earlier memory diagnostics ROBIT, MEMCON and CDAT supplied by SWTPC were compatible only with MIKBUG®. The new versions ROBIT 2, MEMCON 3 and CDAT 2 are compatible with both MIKBUG® and SWTBUG®.

PROGRAM DESCRIPTION

Although the source listing of SWTBUG® is well commented, the following subroutine by subroutine description should be of use to those who wish to gain the maximum advantage of its routines.

TEMPORARY STORAGE LOCATIONS

- | | |
|-------------|---|
| IRQ (A000) | This location is used by the standard IRQ interrupt request feature. When an interrupt is generated, processor control will jump to the location stored in IRQ. |
| BEGA (A002) | This location is where the beginning address is stored for the punch and end of tape routines. |
| ENDA (A004) | This location is where the ending address is stored for the punch and end of tape routines. It is also used by the byte search routine. |
| NMI (A006) | NMI is used by the non-maskable interrupt (NMI) function. When an NMI is generated, processor control will jump to the location stored in NMI. |

SP (A008) Temporary storage location for the stack pointer. SP is used in the register dump subroutines and by the breakpoint function.

PORADD (A00A) This location contains the port address used for SWTBUG[®]'s I/O routines.

PORECH (A00C) This byte tells SWTBUG[®]'s input routines whether or not to echo.

XHI (A00D) Temporary index register storage used by numerous routines.

XLOW (A00E) Temporary index register storage used by numerous routines.

XTEMP (A010) Temporary index register storage for input and output routines.

SWIJMP (A012) When a SWI instruction is encountered, processor control will transfer to the location stored in SWIJMP.

BKPT (A014) Temporary breakpoint address storage.

BKLST (A016) Temporary data storage for the breakpoint routine.

TW (A044) Temporary storage location for load/punch.

TEMP (A046) Temporary storage location for punch and load.

BYTECT (A047) Temporary storage location for load/punch.

SWTBUG[®]SUBROUTINE AND TEXT STRING DESCRIPTION

IRQV (E000) This is the entry point for regular IRQ interrupts. Processor control is given to the service routine whose address is stored in IRQ.

JUMP (E005) This is the service routine for the J command. BADDR is used to input the address and a jump then occurs to the correct address.

CURSOR (E009) Home-up and erase to end of frame characters for CT 1024.

LOAD (E00C) Load is the ASCII loading routine. Load uses a number of other SWTBUG[®] subroutines.

BADDR (E047) BADDR is a subroutine to input a 4-digit hexadecimal number, such as 137D, from the control terminal. BADDR uses the subroutines BYTE, INCH and IN-HEX and uses temporary storage locations XHI, XLOW, CKSM, both accumulators and the index register. When BADDR is called it will look for four hex numbers to be entered from the terminal. If a non-hex value, such as H, is entered, SWTBUG[®] control will resume. If all characters entered are valid hex, the results will be stored in XHI, XLOW and the index register. Accumulator A will contain of XLOW. If 137D is entered the results will be as follows-

ACC A	7D
ACC B	CKSM
IXR	137 D
XHI	13
XLOW	7D

CKSM and ACC B are used internally to generate a check sum for the PUNCH routine.

BYTE (E055) BYTE is similar to BADDR, but inputs only two hex characters from the terminal to generate one 8-bit byte equivalent. BYTE uses the subroutines INHEX and INCH, temporary storage locations CKSM and both accumulators. If a non-hex value is entered, SWTBUG® control will resume. When BYTE is called as a subroutine, the computer will wait for two hex characters to be entered thru the control port. If a 3C is entered, the results will be as follows:

ACC A	3C
ACC B	CKSM
IXR	UNCHANGED
CKSM	Prior CKSM + check sum generated inside BYTE

OUTHL (E067) These subroutines are used by OUT2HS and OUT4HS to output hexadecimal numbers.
OUTHR (E06B)

OUTEEE, OUTCH, OUTEE1 (E1D1) This is the character output routine used by PDATA1, OUT4HS, OUT2HS and most programs written for SWTBUG®/MIKBUG® to output one character from the computer to the control port (I/O # 1). OUTEEE, OUTCH and OUTEE1 are all functional equivalents—OUTEE1 is the main output routine with OUTCH and OUTEEE being jumps to OUTEE1. When using this routine, OUTEEE (E1D1) could be used to maintain compatibility with MIKBUG® systems.

To use OUTEEE the character to be output should be placed in the A accumulator in its ASCII form. To output the letter A on the control terminal, the following program could be used.

```
LDA    A#$41
JSR    OUTEEE
```

The processor's registers are affected as follows.

ACC A	changed internally
ACC B	not affected
IXR	not affected

OUTEEE is an 8-bit output routine and does not generate a parity bit.

INEEE, INCH, INEE1 (E1AC) The locations are all functionally equivalent to SWTBUG®'s character input routine. This routine will look for one character from the control terminal (I/O # 1) and store it in the A accumulator. Once called, INEE1 will loop within itself until a character has been input. Anytime input is desired, the call JSR INEEE should be used.

INEEE automatically sets the 8th bit to 0 and does not check for parity. When using INEE1 the processor's registers are affected as follows:

ACC A	loaded with the character input from the terminal
ACC B	not affected
IXR	not affected

INCH8 (E1F6) INCH8 is functionally the same as INEE1 except that the 8th bit is not set to 0. This subroutine should be used whenever full 8-bit input is desired, such as in binary loader programs.

INHEX (E0AA) INHEX is the subroutine used by BYTE and BADDR that will input one hexadecimal character from the control terminal. If a non-hex character is entered, SWTBUG® control will resume. If a hex character, such as an E is entered, the results will be as follows:

ACC A	0E
ACC B	not affected
IXR	not affected

PDATA1 (E07E) PDATA1 is the subroutine used to output a string of text on the control terminal. PDATA1 will start outputting data that is pointed to by the index register and will continue until a 04 is seen. For example, if you wanted to print HELLO on the terminal the following could be used.

```

                                ORG $100
                                START LDX # TEXT
                                JSR PDATA1
                                JMP CONTRL
TEXT    FCB $0D, $0A
        FCC /HELLO/
        FCB 4
                                END

```

The accumulator and register status after using PDATA1 is as follows:

ACC A	Changed during the operation
ACC B	UNCHANGED
IXR	Contains the memory location of the 04

CHANGE (E088) CHANGE is SWTBUG®'s memory examine and change function. Change uses a number of other SWTBUG® subroutines.

OUT4HS (E0C8) OUT4HS is used to output a four-digit (16-bit) hexadecimal number onto the control terminal. The address of the most significant byte to be output should be loaded into the index register before calling OUT4HS. For example, to output the 16-bit hex number stored in memory locations 1000 and 1001 whose most significant byte is in 1000 while the least significant byte is in 1001 the following sequence should be used:

```

LDX # $1000
JSR OUT4HS

```

If location 1000 contained a hex 3C and 1001 contained a hex 0B, an ASCII, 3C0B would be displayed on the screen when OUT4HS is called. Remember memory data is handled in hex but must be output as ASCII characters which have a different hex value than those stored in the computer's memory. The registers are affected as follows:

ACC A	changed during the operation
ACC B	unchanged
IXR	Incremented by two. (1002 in this example)

OUT2HS (E0CA) OUT2HS is similar to OUT4HS, but outputs only two hex characters (one byte). For example, to display the byte stored at 2000 the following sequence would be used:

```

LDX # $2000
JSR OUT2HS

```

An ASCII 6C would be output to the control terminal if location 2000 contained a hex 6C. The registers are affected as follows:

ACC A	changed in the operation
ACC B	unchanged
IXR	Incremented by one (2001 in this example)

OUTS (E0CC) OUTS is a subroutine that outputs one space to the control terminal.

START (E0D0) START is the beginning of a sequence of steps that initialize the system during power up or reset. First, the stack pointer is set to be A042 and is stored in SP. Next, an FF is stored in location A043. This sets the interrupt mask bit in the stack so that when a G command is given the processor will not respond to

interrupts until told to do so. The type of port being used (ACIA or PIA) is then determined by initializing it as a PIA and looking to see if this worked. If not, an ACIA is assumed and the proper ACIA initialization routine, AL2, is selected. The program then goes to CONTRL sequence.

CONTRL (E0E3) This MIKBUG[®] equivalent sequence again resets the stack to A042. PORECH is cleared to enable echo and the subroutine SAVGET is selected to get the correct port number and type. Next, the routines PNCHOF and RDOFF generate punch and reader off commands. A carriage return, line feed, erase to end of line (1516) and a \$ is then output to the control terminal. At this point SWTBUG[®] is ready for command input.

SFE1 (E124) SFE1 is the entry point for non user-vectored software interrupt instructions. If vectored software interrupts are selected, a jump is executed to the proper location. If breakpoints are in use the stack pointer is not changed, the processor's registers are displayed and SWTBUG[®] is instructed to look for the next command. If neither breakpoints or vectored software interrupts are selected a register dump occurs and the CONTRL sequence is initiated.

PRINT (E130) PRINT is the routine that actually does the dumping of the processor's registers.

LOOK (E173) LOOK is the routine that inputs a character from the terminal and jumps to the appropriate location in SWTBUG[®] if it is a valid command.

SFE (E18B) Entry point for software interrupt instructions.

S9 (E190) S and 9 string for the end of tape routine.

MTAPE1 (E193) This is the character string containing a carriage return, line feed, erase to end of line, four nulls, a S1 for tape control and 04 for PDATA1 control.

MCL (E19D) This string contains a carriage return, line feed, three nulls, a \$ and a 04 for PDATA1 control.

E1A5 (E1A5) E1A5 is a special entry location which is used by the binary load routine on some SWTPC binary tapes.

NMIV (E1A7) This routine fetches the correct jump location for a NMI.

SEARCH (E1AE) Byte searching routine.

GOTO (E1D0) GOTO contains the RTI instruction that is used by the G command to execute a user program.

SAVGET (E1D3) This routine saves the index register in XTEMP and tests for the appropriate interface location and type. The index register is then loaded with the address of this interface.

ISACIA (E1D9) ISACIA is the routine that sees if an ACIA or PIA is present.

BILD (E1F3) BILD is a special sequence of increment stack pointer instructions used only by the binary loader on some SWTPC binary tapes.

ACIAIN (E1FF) This is the ACIA input routine. PORECH is polled for the desired echo/don't condition. The character in the A accumulator is then output, the index regis-

ter and B accumulator restored and an RTS instruction executed by the RES routine.

- ACIOUT (E212) This is the ACIA output routine which outputs the character in the A accumulator, and recovers the B accumulator and index register.
- IN1 (E223) IN1 is the PIA input routine which inputs a character from the control terminal and stores it in the A accumulator. The correct echo/non echo condition is selected and the B accumulator and index register are restored.
- IOUT (E240) IOUT is the PIA output routine which outputs the character in the A accumulator.
- OPTL (E269) OPTL is the service routine that sets up PORECH for I/O on port 0. The appropriate command P, E or L is then selected.
- PIAECH (E27D) This routine disables the echo on a PIA type interface.
- PIAINI (E284) This routine is used to initialize PIA type interfaces.
- DELAY (E202) DELAY is a general purpose delay loop. If desired, the index register can be pre-loaded with a number other than FFFF for shorter delays. The entry point in this case is DELAY1 (E2C5).
- CLEAR (E2CC) This routine generates a home up, erase to end of frame command for SWTPC CT 1024 and similar terminal systems.
- BREAK (E2D9) BREAK is the routine that is used to enter software breakpoints. First, the address is input by BADDR. If breakpoints were previously in use the data is replaced at the previous breakpoint address and the new breakpoint is inserted.
- PNCHS9 (E31E) This routine selects A048 and A049 as the beginning and ending address for the punch routine and punches their contents. A S9 is then punched to tape followed by a short delay.
- RDON (E334) These subroutines are used to turn a reader/punch on and off. At the beginning of each routine the A accumulator is loaded with the ASCII value of the particular function that is normally decoded by a Teletype® or other terminal system. The B accumulator is then loaded with a special bit pattern that will cause a predetermined line to be toggled on PIA type interfaces. ACC A is then output using OUTEEE and if a PIA type interface is being used the proper PIA line is strobed by the STROBE routine. The proper line is determined by the contents of ACC B. The subroutine RDON also clears the location PORECH and re-configures PIA type interfaces to be sure that the echo function of the character input routine is disabled. Both accumulators and the index register are used and are not retained.

ACC A	ACC B	FUNCTION
11	20	Reader ON
13	10	Reader OFF
12	04	Punch ON
14	08	Punch OFF

- STROBE (E357) This is the routine that actually generates the pulses on the un-used lines of a PIA type interface for reader/punch control.
- PUNCH (E376) PUNCH is the ASCII punching routine of SWTBUG®. PUNCH consists of several parts and uses various SWTBUG® subroutines.
- TABLE (E3D1) This is the command table used by the lookup routine. The table is arranged in three byte blocks. The first byte is the ASCII value of the command. The next two bytes are the address of the routine that will service the command.

SWTBUG® is a registered trademark of Southwest Technical Products Corp.

MIKBUG® is a registered trademark of Motorola Inc.

Teletype® is a registered trademark of Teletype Corp.

PAGE	001	SWTBUG	PAGE	002	SWTBUG
00010		NAM	00020		READER ON, DIS ECHO, GET P#
00020		VERSION 1.00	00030		1ST CHAR NOT S
00040		OPT 0	00040		READ CHAR
00050		*****	00050		2ND CHAR NOT 1
00060		*REPLACEMENT FOR MIKBUG ROM	00060		READ BYTE
00070		*FOR SWTPC 6800 COMPUTER SYSTEM	00070		BYTE COUNT
00080		*COPYRIGHT 1977	00080		
00090		*SOUTHWEST TECHNICAL PROD. CORP.	00090		
00100		*AUGUST, 1977	00100		
00110		*****	00110		
00140	A000	ORG	00140	A000	*BUILD ADDRESS
00150	A000	IRQ	00150	A000	BSR
00160	A002	BEGA	00160	A002	BADDR
00170	A004	ENDA	00170	A004	DATA
00180	A006	NMI	00180	A006	BSR
00190	A008	SP	00190	A008	BYTCT
00200	A009	PORADD	00200	A009	LOAD15
00210	A00A	PORECH	00210	A00A	O, X
00220	A00C	XHI	00220	A00C	O, X
00230	A00D	XLOW	00230	A00D	LOAD19
00240	A00E	CKSM	00240	A00E	LOAD11
00250	A00F	XTEMP	00250	A00F	CKSM
00260	A010	SWJUMP	00260	A010	BEQ
00270	A012	TW	00270	A012	LOAD3
00280	A044	TEMP	00280	A044	#7
00290	A046	BYTCT	00290	A046	OUTCH
00300	A047	CTLPOR	00300	A047	RDOFF1
00310	8004	PROM	00310	8004	
00320	C000	BKPT	00320	C000	
00330	A014	BKLT	00330	A014	
00340	A016		00340	A016	
00360	A042	STACK	00360	A042	*BUILD ADDRESS
00370	A042		00370	A042	BADDR
00390	E000	ORG	00390	E000	BSR
00410	E000	IRQV	00410	E000	STA A
00420	E000	JMP	00420	E000	XHI
00430	E003	O, X	00430	E003	BYTCT
00450	E005	JUMP	00450	E005	STA A
00460	E005	BSR	00460	E005	XLOW
00470	E007	JMP	00470	E007	XHI
00490	E009	CURSOR FCB	00490	E009	*INPUT BYTE (TWO FRAMES)
00510	E00A		00510	E00A	BSR
	E00B		00510	E00B	INEX
	04		00510	04	GET HEX CHAR
			00510		OUT HEX LEFT BCD DIGIT

PAGE 003 SWTBUG

```

01060 E069 44      LSR A
01070 E06A 44      LSR A
01080 E06B 84 0F   OUTHR
01090 E06D 8B 30   ADD A #30
01100 E06F 81 39   CMP A #39
01110 E071 23 02   BLS OUTCH
01120 E073 8B 07   ADD A #7

```

```

01140      *OUTPUT ONE CHAR
01150 E075 7E E1D1 OUTCH JMP OUTTEE
01160 E078 7E E1AC INCH JMP INEE

```

```

01180      *PRINT DATA POINTED TO BY X REG
01190 E07B 8D F8   PDATA2 BSR OUTCH
01200 E07D 08     INX
01210 E07E A6 00   PDATA1 LDA A 0,X
01220 E080 81 04   CMP A #4
01230 E082 26 F7   BNE PDATA2
01240 E084 39     RTS

```

STOP ON HEX 04

```

01260 E085 7E E14A C1 JMP SWCTCL

```

*MEMORY EXAMINE AND CHANGE

```

01280      CHANGE BSR BADDR
01290 E088 8D BD   CHAS1 LDX #MCL
01300 E08A CE E19D CHAS1 BSR PDATA1
01310 E08D 8D EF   LDX #XHI
01320 E08F CE A0D0 BSR OUT4HS
01330 E092 8D 34   LDX XHI
01340 E094 FE A0D0 BSR OUT2HS
01350 E097 8D 31   BSR OUTS
01360 E099 8D 31   BSR INCH
01370 E09B 8D DB   ANOTH BSR A #20
01380 E09D 81 20   BEQ ANOTH
01390 E09F 27 FA   CMP A #D
01400 E0A1 81 0D   BEQ C1
01410 E0A3 27 E0   CMP A #^
01420 E0A5 81 5E   BRA AL3
01430 E0A7 20 2C   NOP
01440 E0A9 01

```

*INPUT HEX CHARACTER

```

01460      INHEX BSR INCH
01470 E0AA 8D CC   INHEX1 SUB A #30
01480 E0AC 80 30   BMT C3
01490 E0AE 2B 4C   CMP A #9
01500 E0B0 81 09   BLE IN1HG
01510 E0B2 2F 0A   CMP A #11
01520 E0B4 81 11   BMT C3
01530 E0B6 2B 44   CMP A #16
01540 E0B8 81 16   BGT C3
01550 E0BA 2E 40   SUB A #7
01560 E0BC 80 07   IN1HG RTS
01570 E0BE 39

```

```

01590 E0BF A6 00   OUT2H LDA A 0,X

```

PAGE 004 SWTBUG

```

01600 E0C1 8D A4   OUT2HA BSR OUTHL
01610 E0C3 A6 00   LDA A 0,X
01620 E0C5 08     INX
01630 E0C6 20 A3   BRA OUTHR

```

```

01650 E0C8 8D F5   OUT4HS BSR OUT2H
01660 E0CA 8D F3   OUT2HS BSR OUT2H

```

```

01680 E0CC 86 20   OUTS LDA A #20
01690 E0CE 20 A5   BRA OUTCH (BSR & RTS)

```

```

01710      *ENTER POWER ON SEQUENCE
01720 E0D0 8E A042 START LDS #STACK
01730 E0D3 20 2C   BRA AL1

```

BRANCH FOR ADDRESS COMPATIBIL

```

01750      *****
01760      *PART OF MEMORY EXAMINE AND CHANGE
01770 E0D5 26 07   AL3 BNE SK1
01780 E0D7 09     DEX
01790 E0D8 09     DEX

```

```

01800 E0D9 FF A0D0 STX XHI
01810 E0DC 20 AC   BRA CHAS1
01820 E0DE FF A0D0 SK1 STX XHI
01830 E0E1 20 02   BRA AL4

```

```

01850 E0E3 20 6D   EOE3 BRA CONTRL

```

BRANCH FOR MIKBUG EQUIV. CONT

```

01870 E0E5 81 30   AL4 CMP A #30
01880 E0E7 25 A1   BCS CHAS1
01890 E0E9 81 46   CMP A #46
01900 E0EB 22 9D   BHI CHAS1
01910 E0ED 8D BD   BSR INHEX1
01920 E0EF BD E057 JSR BYTE1
01930 E0F2 09     DEX
01940 E0F3 A7 00   STA A 0,X
01950 E0F5 A1 00   CMP A 0,X
01960 E0F7 27 91   BEQ CHAS1
01970 E0F9 7E E040 JMP LOAD19
01980 E0FC BE A008 C3 LDS SP
01990 E0FF 20 49   BRA SWCTCL
02000 *****

```

CHANGE MEMORY

DID CHANGE

DIDN'T CHANGE

*CONTINUE POWER UP SEQUENCE

```

02020      AL1 STS SP
02030 E101 EF A008 LDA A #FF
02040 E104 86 FF   JSR SWISET
02050 E106 BD E308 *CONFIGURE FOR PIA AND SEE IF OK
02060      LDX #CTLPOR
02070 E109 CE 8004 JSR PIAINI
02080 E10C BD E284 LDA A 0,X
02090 E10F A6 00   CMP A 2,X
02100 E111 A1 02   BRA AL2
02110 E113 20 02

```

INIT TARGET STACK PTR.

INIT PIA

INIT PIA

CMP A 2,X

BRA AL2

PAGE: 005 SWTBUG

```

02130 E115 20 19 E115 BRA PRINT BRA FOR BILOAD
02150 E117 26 39 AL2 BNE CONTRL

*INITIALIZE AS ACIA
02170 LDA A #3
02180 E119 86 03 STA A O,X
02190 E11B A7 00 LDA A #11
02200 E11D 86 11 STA A O,X
02210 E11F A7 00 BRA CONTRL
02220 E121 20 2F

*ENTER FROM SOFTWARE INTERRUPT
02240 SFO NOP
02250 E123 01 STS SP
02260 E124 BF A008 SFE1
02270 *DECREMENT P COUNTER
02280 E127 30 TSX
02290 E128 6D 06 TST 6,X
02300 E12A 26 02 BNE ++4
02310 E12C 6A 05 DEC 5,X
02320 E12E 6A 06 DEC 6,X

*PRINT CONTENTS OF STACK
02330 PRINT LDX #MCL
02340 E130 CE E19D JSR FDATA1
02350 E133 BD E07E LDX SP
02360 E136 FE A008 INX
02370 E139 08 BSR
02380 E13A 8D 8E BSR OUT2HS
02390 E13C 8D 8C BSR OUT2HS ACC B
02400 E13E 8D 8A BSR OUT2HS ACC A
02410 E140 8D 86 BSR OUT4HS
02420 E142 8D 84 BSR OUT4HS PGM COUNTER
02430 E144 CE A008 LDX #SP
02440 E147 BD E0C8 JSR OUT4HS
02450 E14A FE A012 SWTCTL LDX SWI JMP
02460 E14D 8C E123 CPX #SFO
02470 E150 27 19 BEQ CONTR1

*STACK
02490 E152 8E A042 CONTRL LDS
02500 E155 CE 8004 LDX #CTLPOR
02510 E158 FF A00A STX PORADD
02520 E15B 7F A00C CLR FORECH
02530 E15E 8D 73 BSR SAVGET
02540 E160 27 03 BEQ POF1
02550 E162 BD E27D JSR PIAECH
02560 E165 BD E353 POF1 JSR PNCCHOF
02570 E168 BD E347 JSR RDOFF
02580 E16B CE E19C CONTR1 LDX #MCLOFF
02590 E16E BD E07E JSR PDATA1
02600 E171 8D 39 BSR INEE

*COMMAND LOOKUP ROUTINE
02620 LOOK LDX #TABLE
02630 E173 CE E3D1 OVER CMP A O,X
02640 E176 A1 00 BNE SK3
02650 E178 26 07 JSR OUTS
02660 E17A BD E0CC SKIP SPACE

```

PAGE 006 SWTBUG

```

02670 E17D EE 01 LDX 1,X
02680 E17F 6E 00 JMP O,X
02690 E181 08 SK3 INX
02700 E182 08 INX
02710 E183 08 INX
02720 E184 8C E3F8 CPX
02730 E187 26 ED BNE
02740 E189 20 BF SWTCL1 BRA
02760 *SOFTWARE INTERRUPT ENTRY POINT
02770 E18B FE A012 SFE LDX SWI JMP
02780 E18E 6E 00 JMP O,X

S9 FCB 'S,'9,4 END OF TAPE

*****
MTAPE1 FCB $D,$A,$15,0,0,0,'S,'1,4 PUNCH FORMAT
*****

02820 E193 0D MCLOFF FCB $13
02830 E194 0A MCL FCB $D,$A,$15,0,0,0,'$,4
02850 E19C 13 READER OFF
02860 E19D 0D READER OFF
02870 E19E 0A
02880 E19F 15
02890 E1A0 00
02890 E1A1 00
02890 E1A2 00
02890 E1A3 24
02890 E1A4 04

E1A5 20 4C BILD BINARY LOADER INPUT
*****

02920 *NMI SEQUENCE
02930 E1A7 FE A006 NMI LDX NMI
02940 E1AA 6E 00 JMP O,X
02960 E1AC 20 40 INEEE BRA INEEE1

*BYTE SEARCH ROUTINE
02980 E1AE BD E047 SEARCH JSR BADDR
02990 E1B1 FF A004 STX ENDA
03000 E1B4 BD E047 JSR BADDR
03010 E1B7 BD E055 JSR BYTE
03020 E1B7 BD E055 JSR BYTE TO SEARCH FOR

```



```

03030 E1B8 16      TAB A O,X
03040 E1E8 A6 00  OVE  XHI
03050 E1BD FF A00D
03060 E1C0 11      CBA  PNT
03070 E1C1 27 02  BEQ  INCR1
03080 E1C3 20 21  BRA  #MCL
03090 E1C5 CE E19D PNT  LDH  #MCL
03100 E1C8 BD E07E JSR  PDATA1
03110 E1CB CE A00D  LDX  #XHI
03120 E1CE 20 10  BRA  SKPO
03130 *****

```

*GO TO USER PROGRAM ROUTINE

```

03150 E1D0 38      GOTO RTI
03170 E1D1 20 3A  OUTEE1

```

*SAVE IXR AND LOAD IXR WITH CORRECT

```

03220 E1D3 FF A010 SAVGET STX XTEMP STORE INDEX REGISTER
03230 E1D6 FE A00A GETPT1 LDX PORADD

```

```

03250 E1D9 37      ISACIA PSH B
03260 E1DA E6 01  LDA B 1,X
03270 E1DC E1 03  CMP B 3,X
03280 E1DE 33      PUL B
03290 E1DF 39      RTS
03300 *****

```

*CONTINUATION OF SEARCH ROUTINE

```

03320 E1E0 BD E0C8 SKPO OUT4HS
03330 E1E3 FE A00D LDX XHI
03340 E1E6 BC A004 INCR1 ENDA
03350 E1E9 27 9E  BEQ SWTL1
03360 E1EB 08      INX
03370 E1EC 20 CD  BRA OVE
03380 *****

```

```

03400 E1EE 8D 06  INEE1 BSR INCH8 INPUT 8 BIT CHARACTER
03410 E1F0 84 7F  AND A #20111111 GET RID OF PARITY BIT
03420 E1F2 39      RTS

```

BILD INS INS INS

FIX UP STACK WHEN USING
BINARY LOADER ON SWTPC TAPES

*INPUT ONE CHAR INTO ACC A

```

03480 E1F6 37      INCH8 PSH B SAVE ACC B
03490 E1F7 8D DA  BSR SAVGET SAVE IXR, GET PORT# AND TYPE
03500 E1F9 26 28  BNE IN1 INPUT FROM PIA IF NOT
03520 E1FB 86 15  LDA A #15 RECONFIG FOR 8 BIT, 1 SB
03530 E1FD A7 00  STA A O,X
03540 E1FF A6 00  ACIAIN LDA A O,X
03550 E201 47      ASR A
03560 E202 24 FB  BCC ACIAIN NOT READY

```

```

03570 E204 A6 01  LDA A 1,X LOAD CHAR
03580 E206 F6 A00C LDA B FORECH
03590 E209 27 07  BEQ ACIOU1 ECHO
03600 E20B 20 11  BRA RES DON'T ECHO

```

*OUTPUT ONE CHARACTER

```

03620 E20D 37      OUTEE1 PSH B SAVE ACC B
03630 E20E 8D C3  BSR SAVGET,
03640 E210 26 2E  BNE IOUT
03650 *****

```

```

03670 E212 C6 11  ACIOU1 LDA B #11
03680 E214 E7 00  STA B O,X
03690 E216 E6 00  ACIOU1 LDA B O,X
03700 E218 57      ASR B
03710 E219 57      ASR B
03720 E21A 24 FA  BCC ACIOU1
03730 E21C A7 01  STA A 1,X
03740 E21E 33      RES
03750 E21F FE A010 PUL B XTEMP
03760 E222 39      RTS

```

ACIA NOT READY
OUTPUT CHARACTER
RESTORE ACC B

*PIA INPUT ROUTINE

```

03780 E223 A6 00  IN1 LDA A O,X LOOK FOR START BIT
03790 E225 2B FC  BMT IN1 DELAY HALF BIT TIME
03800 E227 8D 3A  BSR DDL SET DEL FOR FULL BIT TIME
03810 E229 C6 04  LDA B #4
03820 E22B E7 02  STA B 2,X
03830 E22D 58      ASL B
03840 E22E 8D 2A  IN3 BSR DEL SET UP CNTR WITH 8
03850 E230 0D      SEC WAIT ONE CHAR TIME
03860 E231 69 00  ROL O,X
03870 E233 46      ROR A
03880 E234 5A      DEC B
03890 E235 26 F7  BNE IN3
03900 E237 8D 21  BSR DEL
03910 E239 F6 A00C LDA B FORECH
03920 E23C 27 13  BEQ IOUT2
03930 E23E 20 DE  BRA RES
03940 *****

```

WAIT FOR STOP BIT
IS ECHO DESIRED?
ECHO
RESTORE IXR, ACCB

DELAY ONE HALF BIT TIME
SET UP COUNTER
SET START BIT
START TIMER
DELAY ONE BIT TIME
PUT OUT ONE DATA BIT

SHIFT IN NEXT BIT
DECREMENT COUNTER
TEST FOR 0
TEST FOR STOP BITS
SHIFT BIT TO SIGN
BRA FOR 1 STOP BIT
DELAY FOR STOP BITS

*PIA OUTPUT ROUTINE

```

03950 E240 8D 23  IOUT BSR DDL1
03960 E242 C6 0A  LDA B #5A
03970 E244 6A 00  DEC O,X
03980 E246 8D 16  BSR DE
03990 E248 8D 10  BSR DEL
04000 E24A 07 00  STA A O,X
04010 E24C 0D      SEC
04020 E24E 5A      ROR A
04030 E24F 26 F7  BNE OUT1
04040 E251 E6 02  IOUT2 LDA B 2,X
04050 E253 58      ASL B
04060 E254 2A C8  BPL RES
04070 E256 8D 02  BSR DEL
04080 E258 20 C4  RES
04090 *****

```



```

04110 E25A 4D 02 DEL TST 2,X
04120 E25C 2A FC BPL DEL
04130 E25E 6C 02 DE INC 2,X
04140 E260 6A 02 DEC 2,X
04150 E262 39 RTS
04170 E263 6F 02 DDL CLR 2,X
04180 E265 8D F7 DDL1 BSR DE
04190 E267 20 F1 BRA DEL

```

```

IS TIME UP
RESET TIMER

```

```

HALF BIT DELAY

```

```

04220 *OPTIONAL PORT ROUTINE
04230 OPTL INEE1

```

```

04240 TAB
04250 CLR PORADD+1 SET I/O ADDRESS FOR $8000
04260 LDX PORADD
04270 BSR PIAINI
04280 BSR PIAECH
04290 LDX #TABLE1
04300 TBA
04310 JMP OVER

```

```

INITIALIZE PIA
SET ECHO
P, L OR E

```

```

LOOK AT TABLE FOR E, L OR P

```

```

04330 PIAECH LDA A #34
04340 STA A 3,X
04350 STA A 2,X
04360 NOOPT RTS

```

```

SET DDR

```

```

04380 *PIA INITIALIZATION ROUTINE
04390 PIAINI INC 0,X
04400 LDA A #7
04410 STA A 1,X
04420 INC 0,X
04430 STA A 2,X
04440 RTS

```

```

SET DDR

```

```

04460 *MINIFLOPPY DISK BOOT
04470 DISK CLR $8014
04480 BSR DELAY
04490 LDA B #08
04500 BSR RETT2
04510 LDA B 4,X
04520 BIT B #1
04530 BNE LOOP1
04540 CLR 6,X
04550 BSR RETURN
04560 LDA B #9C
04570 BSR RETT2
04580 LDX #2400
04590 BIT B #2
04600 LOOP2
04610 LDA A #801B
04620 STA A 0,X
04630 INX
04640 LDA B #8018

```

```

LOOP1

```

```

LOOP2

```

```


```

```


```

```


```

```


```

```


```

```


```

```


```

```


```

```


```

```


```

```


```

```


```

```


```

```


```

```


```

```

04650 E2B6 C5 01 BIT B #1
04660 E2B8 26 EF BNE LOOP2
04670 E2BA 7E 2400 JMP $2400
04680 E2BD E7 04 RETT2 STA B 4,X
04690 E2BF 8D 00 RETURN BSR RETT1
04700 E2C1 39 RETT1 RTS

```

```

*GENERAL PURPOSE DELAY LOOP

```

```

04720 DELAY LDX #FFFF
04730 E2C2 CE FFFF DELAY1 DEX
04740 E2C5 09 CPX #8014
04750 E2C6 8C 8014 DUM BNE DELAY1
04760 E2C9 26 FA RTS
04770 E2CB 39

```

```

STOP AT 8014

```

```

04800 *CLRAR SCREEN FOR CT-1024 TYPE TERMINALS
04810 CLEAR LDX #CURSOR
04820 E2CC CE E009 JSR PDATA1
04830 E2CF BD E07E BSR DELAY1
04840 E2D2 8D F1 JSR RDOFF
04850 E2D4 BD E347 RDOFF1 BRA C4
04860 E2D7 20 58

```

```

DELAY

```

```

04870 *BREAKPOINT ENTERING ROUTINE
04880 BREAK LDX #SFO
04890 E2D9 CE E123 SWI JMP
04900 E2DC BC A012 CPX INUSE
04910 E2DF 27 1A BEQ INX
04920 E2E1 08 BSR ST01
04930 E2E2 8D 32 BREAKO BSR
04940 E2E4 BD E047 JSR BADDR
04950 E2E7 FF A014 STX BKPT
04960 E2EA A6 00 LDA A 0,X
04970 E2EC B7 A016 STA A BKLST
04980 E2EF 86 3F LDA A #3F
04990 E2F1 A7 00 STA A 0,X
05000 E2F3 CE E123 LDX #SFO
05010 E2F6 8D 1E BSR ST01
05020 E2F8 7E E16B JMP CONTR1
05030 E2FB FE A014 INUSE LDX BKPT
05040 E2FE B6 A016 LDA A BKLST
05050 E301 A7 00 STA A 0,X
05060 E303 CE E124 LDX #SFE1
05070 E306 20 DA BRA BREAKO

```

```

05080 E308 B7 A043 SWISET STA A
05090 E30B FE A012 LDX SWI JMP
05100 E30E 8C E123 CPX #SFO
05110 E311 27 06 BEQ STORTN
05120 E313 CE E124 STO LDX #SFE1
05130 E316 FF A012 ST01 STX SWI JMP
05140 E319 39 STORTN RTS
05160 E31A 8D 5A PUNCH1 BSR PUNCH
05170 E31C 20 0F POF C4

```

```

BREAKPOINTS ALREADY IN USE?

```

```

FIX POWER UP INTERRUPT

```


0011100

PAGE 011 SWTBUG

PAGE 012 SWTBUG

1010
1011
1100

*FORMAT END OF TAPE WITH PGM. CTR. AND S9

05190 0531E CE A049 PUNCHS9
05200 05321 FF A004 LDX #A049
05210 05321 FF A004 STX ENDA
05220 05324 09 DEX
05230 05325 8D 52 BSR PUNCH2
05240 05327 CE E190 LDX #S9
05250 0532A BD E07E PDATA1
05260 0532D 8D 24 POF04
05270 0532F 8D 91 BSR PNCNOF
05280 05331 7E E152 C4 DELAY
05290 05331 7E E152 C4 CONTRL

DISABLE ECHO FOR ACIA

FORECH

05300 05334 73 A00C RDON COM

RON CHAR,

LDA A #11

05310 05337 86 11 LDA A #11

STROBE CHAR

LDA B #20

05320 05339 C6 20 LDA B #20

CHECK TO SEE IF PIA

STROBE

05330 0533B 8D 1A BSR

DISABLE PIA ECHO IF PIA

ISACIA

05340 0533D BD E1D9 JSR

RTNN

BEQ RTNN

05350 05340 27 04 BSR

STA A #3C

LDA A #3C

05360 05342 86 3C LDA A #3C

RTNN

STA A 3.X

05370 05344 A7 03 STA A 3.X

RTNN

RTS

05380 05346 39 RTNN

TURN READER OFF

LDA A #13

05400 05347 86 13 RDOFF

STROBE

LDA B #10

05410 05349 C6 10 LDA B #10

STROBE

BRA

05420 0534B 20 0A BRA

PNCHON

LDA A #12

05440 0534D 86 12 PNCHON

STROBE

LDA B #4

05450 0534F C6 04 LDA B #4

STROBE

BRA

05460 05351 20 04 BRA

PNCHOF

LDA A #14

05480 05353 86 14 PNCHOF

RTNN

LDA B #8

05490 05355 C6 08 LDA B #8

RTNN

RTS

05510 05357 8D E075 STROBE

*PIA STROBING ROUTINE FOR PUNCH/READ ON/OFF

OUTCH

05520 05357 8D E075 STROBE

GETPT1

JSR

05530 0535A BD E1D6 JSR

RTN1

BEQ RTN1

05540 0535D 27 16 BEQ

ORA B #2

LDA A #2

05550 0535F 86 02 LDA A #2

BSR

ORA B #1

05560 05361 CA 01 ORA B #1

BSR

STR2

05570 05363 8D 0C BSR

STR1

STR1

05580 05365 8D 08 STR1

LDA A #2

LDA A #2

05590 05367 86 02 LDA A #2

STA B #1

LDA B #1

05600 05369 C6 01 LDA B #1

STA B O,X

STA B O,X

05610 0536B E7 00 STA B O,X

BSR

STR2

05620 0536D 8D 02 BSR

LDA A #6

LDA A #6

05630 0536F 86 06 LDA A #6

STR1

STR1

05640 05371 A7 01 STR1

STR2

STA B 1,X

05650 05373 E7 00 STR2

RTN1

RTS

05660 05375 39 RTN1

*PUNCH FROM BEGINNING ADDRESS (BEGA) THRU

*ENDING ADDRESS (ENDA)

05680 05376 FE A002 PUNCH

PUNCH LDX

BEGA

05690 05376 FE A002 PUNCH

PUNCH2 STX

TW

05700 05379 FF A044 PUNCH2

BSR

PNCHON

05720 0537C 8D CF BSR

05730 0537E B6 A005 PUN11 LDA A ENDA+1

05740 05381 B0 A045 SUB A TW+1

05750 05384 F6 A004 LDA B ENDA

05760 05387 F2 A044 SBC B TW

05770 0538A 26 04 BNE PUN22

05780 0538C 81 10 CMP A #16

05790 0538E 25 02 BCS PUN23

05800 05390 86 0F PUN22 LDA A #15

05810 05392 8B 04 PUN23 ADD A #4

05820 05394 B7 A047 STA A BYTECT

05830 05397 80 03 SUB A #3

05840 05399 B7 A046 STA A TEMP

05850 0539C CE E193 *PUNCH C/R L/F NULLS S1

05860 0539F BD E07E LDX #MTAF01

05870 053A2 5F JSR PDATA1

05880 053A2 5F CLR B

05890 *PUNCH FRAME COUNT

05900 053A3 CE A047 LDX #BYTECT

05910 053A6 8D 24 BSR PUN22

05920 *PUNCH ADDRESS

05930 053A8 CE A044 LDX #TW

05940 053AB 8D 1F BSR PUN22

05950 053AD 8D 1D BSR PUN22

05960 *PUNCH DATA

05970 053AF FE A044 LDX TW

05980 053B2 8D 18 PUN32 BSR PUN22

05990 053B4 7A A046 DEC TEMP

06000 053B7 26 F9 BNE PUN32

06010 053B9 FF A044 STX TW

06020 053BC 53 COM B

06030 053BD 37 PSB B

06040 053BE 30 TSX

06050 053BF 8D 0B BSR PUN22

06060 053C1 33 PUL B

06070 053C2 FE A044 LDX TW

06080 053C5 09 DEX

06090 053C6 BC A004 CPX ENDA

06100 053C9 26 B3 BNE PUN11

06110 053CB 39 RTN5 RTS

*PUNCH 2 HEX CHAR, UPDATE CHECKSUM

06130 PUN22 ADD B 0,X

06140 053CC EB 00 JMP OUT2H

06150 053CE 7E E0EF

*COMMAND TABLE

06170 053D1 47 TABLE FCB

06180 053D2 E1D0 FCB

06190 053D4 5A FCB

06200 053D5 C000 FCB

06210 053D7 4D FCB

06220 053D8 E088 FCB

06230 053DA 46 FCB

06240 053DB E1AE FCB

06250 053DD 52 FCB

06260 053DD 52 FCB

06270 053DD 52 FCB

06280 053DD 52 FCB

06290 053DD 52 FCB

06300 053DD 52 FCB

06310 053DD 52 FCB

06320 053DD 52 FCB

06330 053DD 52 FCB

06340 053DD 52 FCB

06350 053DD 52 FCB

06360 053DD 52 FCB

06370 053DD 52 FCB

06380 053DD 52 FCB

06390 053DD 52 FCB

06400 053DD 52 FCB

06410 053DD 52 FCB

06420 053DD 52 FCB

06430 053DD 52 FCB

06440 053DD 52 FCB

06450 053DD 52 FCB

06460 053DD 52 FCB

06470 053DD 52 FCB

06480 053DD 52 FCB

06490 053DD 52 FCB

06500 053DD 52 FCB

06510 053DD 52 FCB

06520 053DD 52 FCB

06530 053DD 52 FCB

06540 053DD 52 FCB

06550 053DD 52 FCB

06560 053DD 52 FCB

06570 053DD 52 FCB

06580 053DD 52 FCB

06590 053DD 52 FCB

06600 053DD 52 FCB

06610 053DD 52 FCB

06620 053DD 52 FCB

06630 053DD 52 FCB

06640 053DD 52 FCB

06650 053DD 52 FCB

06660 053DD 52 FCB

06670 053DD 52 FCB

06680 053DD 52 FCB

06690 053DD 52 FCB

06700 053DD 52 FCB

06710 053DD 52 FCB

06720 053DD 52 FCB

06730 053DD 52 FCB

06740 053DD 52 FCB

06750 053DD 52 FCB

06760 053DD 52 FCB

06770 053DD 52 FCB

06780 053DD 52 FCB

06790 053DD 52 FCB

06800 053DD 52 FCB

06810 053DD 52 FCB

06820 053DD 52 FCB

06830 053DD 52 FCB

06840 053DD 52 FCB

06850 053DD 52 FCB

06860 053DD 52 FCB

06870 053DD 52 FCB

06880 053DD 52 FCB

06890 053DD 52 FCB

06900 053DD 52 FCB

06910 053DD 52 FCB

06920 053DD 52 FCB

06930 053DD 52 FCB

06940 053DD 52 FCB

06950 053DD 52 FCB


```

06270 E3DE E130      FDB PRINT
06280 E3E0 4A        FDB 'J'
06290 E3E1 E005      FDB JUMP
06300 E3E3 43        FDB 'C'
06310 E3E4 E2CC      FDB CLEAR
06320 E3E6 44        FDB 'D'
06330 E3E7 E28F      FDB DISK
06340 E3E9 42        FDB 'B'
06350 E3EA E2D9      FDB BREAK
06360 E3EC 4F        FDB 'O'
06370 E3ED E269      FDB OPTL
06380 E3EF 50        FDB 'P'
06390 E3F0 E31A      FDB PUNCH1
06400 E3F2 4C        FDB 'L'
06410 E3F3 E00C      FDB LOAD
06420 E3F5 45        FDB 'E'
06430 E3F6 E31E      FDB FNCHS9

TABLE1 FDB
TABLE2 FDB
TABLE3 FDB
TABLE4 FDB
TABLE5 FDB
TABLE6 FDB
TABLE7 FDB
TABLE8 FDB
TABLE9 FDB
TABLE10 FDB
TABLE11 FDB
TABLE12 FDB
TABLE13 FDB
TABLE14 FDB
TABLE15 FDB
TABLE16 FDB
TABLE17 FDB
TABLE18 FDB
TABLE19 FDB
TABLE20 FDB
TABLE21 FDB
TABLE22 FDB
TABLE23 FDB
TABLE24 FDB
TABLE25 FDB
TABLE26 FDB
TABLE27 FDB
TABLE28 FDB
TABLE29 FDB
TABLE30 FDB
TABLE31 FDB
TABLE32 FDB
TABLE33 FDB
TABLE34 FDB
TABLE35 FDB
TABLE36 FDB
TABLE37 FDB
TABLE38 FDB
TABLE39 FDB
TABLE40 FDB
TABLE41 FDB
TABLE42 FDB
TABLE43 FDB
TABLE44 FDB
TABLE45 FDB
TABLE46 FDB
TABLE47 FDB
TABLE48 FDB
TABLE49 FDB
TABLE50 FDB
TABLE51 FDB
TABLE52 FDB
TABLE53 FDB
TABLE54 FDB
TABLE55 FDB
TABLE56 FDB
TABLE57 FDB
TABLE58 FDB
TABLE59 FDB
TABLE60 FDB
TABLE61 FDB
TABLE62 FDB
TABLE63 FDB
TABLE64 FDB
TABLE65 FDB
TABLE66 FDB
TABLE67 FDB
TABLE68 FDB
TABLE69 FDB
TABLE70 FDB
TABLE71 FDB
TABLE72 FDB
TABLE73 FDB
TABLE74 FDB
TABLE75 FDB
TABLE76 FDB
TABLE77 FDB
TABLE78 FDB
TABLE79 FDB
TABLE80 FDB
TABLE81 FDB
TABLE82 FDB
TABLE83 FDB
TABLE84 FDB
TABLE85 FDB
TABLE86 FDB
TABLE87 FDB
TABLE88 FDB
TABLE89 FDB
TABLE90 FDB
TABLE91 FDB
TABLE92 FDB
TABLE93 FDB
TABLE94 FDB
TABLE95 FDB
TABLE96 FDB
TABLE97 FDB
TABLE98 FDB
TABLE99 FDB
TABLE100 FDB
TABLE101 FDB
TABLE102 FDB
TABLE103 FDB
TABLE104 FDB
TABLE105 FDB
TABLE106 FDB
TABLE107 FDB
TABLE108 FDB
TABLE109 FDB
TABLE110 FDB
TABLE111 FDB
TABLE112 FDB
TABLE113 FDB
TABLE114 FDB
TABLE115 FDB
TABLE116 FDB
TABLE117 FDB
TABLE118 FDB
TABLE119 FDB
TABLE120 FDB
TABLE121 FDB
TABLE122 FDB
TABLE123 FDB
TABLE124 FDB
TABLE125 FDB
TABLE126 FDB
TABLE127 FDB
TABLE128 FDB
TABLE129 FDB
TABLE130 FDB
TABLE131 FDB
TABLE132 FDB
TABLE133 FDB
TABLE134 FDB
TABLE135 FDB
TABLE136 FDB
TABLE137 FDB
TABLE138 FDB
TABLE139 FDB
TABLE140 FDB
TABLE141 FDB
TABLE142 FDB
TABLE143 FDB
TABLE144 FDB
TABLE145 FDB
TABLE146 FDB
TABLE147 FDB
TABLE148 FDB
TABLE149 FDB
TABLE150 FDB
TABLE151 FDB
TABLE152 FDB
TABLE153 FDB
TABLE154 FDB
TABLE155 FDB
TABLE156 FDB
TABLE157 FDB
TABLE158 FDB
TABLE159 FDB
TABLE160 FDB
TABLE161 FDB
TABLE162 FDB
TABLE163 FDB
TABLE164 FDB
TABLE165 FDB
TABLE166 FDB
TABLE167 FDB
TABLE168 FDB
TABLE169 FDB
TABLE170 FDB
TABLE171 FDB
TABLE172 FDB
TABLE173 FDB
TABLE174 FDB
TABLE175 FDB
TABLE176 FDB
TABLE177 FDB
TABLE178 FDB
TABLE179 FDB
TABLE180 FDB
TABLE181 FDB
TABLE182 FDB
TABLE183 FDB
TABLE184 FDB
TABLE185 FDB
TABLE186 FDB
TABLE187 FDB
TABLE188 FDB
TABLE189 FDB
TABLE190 FDB
TABLE191 FDB
TABLE192 FDB
TABLE193 FDB
TABLE194 FDB
TABLE195 FDB
TABLE196 FDB
TABLE197 FDB
TABLE198 FDB
TABLE199 FDB
TABLE200 FDB
TABLE201 FDB
TABLE202 FDB
TABLE203 FDB
TABLE204 FDB
TABLE205 FDB
TABLE206 FDB
TABLE207 FDB
TABLE208 FDB
TABLE209 FDB
TABLE210 FDB
TABLE211 FDB
TABLE212 FDB
TABLE213 FDB
TABLE214 FDB
TABLE215 FDB
TABLE216 FDB
TABLE217 FDB
TABLE218 FDB
TABLE219 FDB
TABLE220 FDB
TABLE221 FDB
TABLE222 FDB
TABLE223 FDB
TABLE224 FDB
TABLE225 FDB
TABLE226 FDB
TABLE227 FDB
TABLE228 FDB
TABLE229 FDB
TABLE230 FDB
TABLE231 FDB
TABLE232 FDB
TABLE233 FDB
TABLE234 FDB
TABLE235 FDB
TABLE236 FDB
TABLE237 FDB
TABLE238 FDB
TABLE239 FDB
TABLE240 FDB
TABLE241 FDB
TABLE242 FDB
TABLE243 FDB
TABLE244 FDB
TABLE245 FDB
TABLE246 FDB
TABLE247 FDB
TABLE248 FDB
TABLE249 FDB
TABLE250 FDB
TABLE251 FDB
TABLE252 FDB
TABLE253 FDB
TABLE254 FDB
TABLE255 FDB
TABLE256 FDB
TABLE257 FDB
TABLE258 FDB
TABLE259 FDB
TABLE260 FDB
TABLE261 FDB
TABLE262 FDB
TABLE263 FDB
TABLE264 FDB
TABLE265 FDB
TABLE266 FDB
TABLE267 FDB
TABLE268 FDB
TABLE269 FDB
TABLE270 FDB
TABLE271 FDB
TABLE272 FDB
TABLE273 FDB
TABLE274 FDB
TABLE275 FDB
TABLE276 FDB
TABLE277 FDB
TABLE278 FDB
TABLE279 FDB
TABLE280 FDB
TABLE281 FDB
TABLE282 FDB
TABLE283 FDB
TABLE284 FDB
TABLE285 FDB
TABLE286 FDB
TABLE287 FDB
TABLE288 FDB
TABLE289 FDB
TABLE290 FDB
TABLE291 FDB
TABLE292 FDB
TABLE293 FDB
TABLE294 FDB
TABLE295 FDB
TABLE296 FDB
TABLE297 FDB
TABLE298 FDB
TABLE299 FDB
TABLE300 FDB
TABLE301 FDB
TABLE302 FDB
TABLE303 FDB
TABLE304 FDB
TABLE305 FDB
TABLE306 FDB
TABLE307 FDB
TABLE308 FDB
TABLE309 FDB
TABLE310 FDB
TABLE311 FDB
TABLE312 FDB
TABLE313 FDB
TABLE314 FDB
TABLE315 FDB
TABLE316 FDB
TABLE317 FDB
TABLE318 FDB
TABLE319 FDB
TABLE320 FDB
TABLE321 FDB
TABLE322 FDB
TABLE323 FDB
TABLE324 FDB
TABLE325 FDB
TABLE326 FDB
TABLE327 FDB
TABLE328 FDB
TABLE329 FDB
TABLE330 FDB
TABLE331 FDB
TABLE332 FDB
TABLE333 FDB
TABLE334 FDB
TABLE335 FDB
TABLE336 FDB
TABLE337 FDB
TABLE338 FDB
TABLE339 FDB
TABLE340 FDB
TABLE341 FDB
TABLE342 FDB
TABLE343 FDB
TABLE344 FDB
TABLE345 FDB
TABLE346 FDB
TABLE347 FDB
TABLE348 FDB
TABLE349 FDB
TABLE350 FDB
TABLE351 FDB
TABLE352 FDB
TABLE353 FDB
TABLE354 FDB
TABLE355 FDB
TABLE356 FDB
TABLE357 FDB
TABLE358 FDB
TABLE359 FDB
TABLE360 FDB
TABLE361 FDB
TABLE362 FDB
TABLE363 FDB
TABLE364 FDB
TABLE365 FDB
TABLE366 FDB
TABLE367 FDB
TABLE368 FDB
TABLE369 FDB
TABLE370 FDB
TABLE371 FDB
TABLE372 FDB
TABLE373 FDB
TABLE374 FDB
TABLE375 FDB
TABLE376 FDB
TABLE377 FDB
TABLE378 FDB
TABLE379 FDB
TABLE380 FDB
TABLE381 FDB
TABLE382 FDB
TABLE383 FDB
TABLE384 FDB
TABLE385 FDB
TABLE386 FDB
TABLE387 FDB
TABLE388 FDB
TABLE389 FDB
TABLE390 FDB
TABLE391 FDB
TABLE392 FDB
TABLE393 FDB
TABLE394 FDB
TABLE395 FDB
TABLE396 FDB
TABLE397 FDB
TABLE398 FDB
TABLE399 FDB
TABLE400 FDB
TABLE401 FDB
TABLE402 FDB
TABLE403 FDB
TABLE404 FDB
TABLE405 FDB
TABLE406 FDB
TABLE407 FDB
TABLE408 FDB
TABLE409 FDB
TABLE410 FDB
TABLE411 FDB
TABLE412 FDB
TABLE413 FDB
TABLE414 FDB
TABLE415 FDB
TABLE416 FDB
TABLE417 FDB
TABLE418 FDB
TABLE419 FDB
TABLE420 FDB
TABLE421 FDB
TABLE422 FDB
TABLE423 FDB
TABLE424 FDB
TABLE425 FDB
TABLE426 FDB
TABLE427 FDB
TABLE428 FDB
TABLE429 FDB
TABLE430 FDB
TABLE431 FDB
TABLE432 FDB
TABLE433 FDB
TABLE434 FDB
TABLE435 FDB
TABLE436 FDB
TABLE437 FDB
TABLE438 FDB
TABLE439 FDB
TABLE440 FDB
TABLE441 FDB
TABLE442 FDB
TABLE443 FDB
TABLE444 FDB
TABLE445 FDB
TABLE446 FDB
TABLE447 FDB
TABLE448 FDB
TABLE449 FDB
TABLE450 FDB
TABLE451 FDB
TABLE452 FDB
TABLE453 FDB
TABLE454 FDB
TABLE455 FDB
TABLE456 FDB
TABLE457 FDB
TABLE458 FDB
TABLE459 FDB
TABLE460 FDB
TABLE461 FDB
TABLE462 FDB
TABLE463 FDB
TABLE464 FDB
TABLE465 FDB
TABLE466 FDB
TABLE467 FDB
TABLE468 FDB
TABLE469 FDB
TABLE470 FDB
TABLE471 FDB
TABLE472 FDB
TABLE473 FDB
TABLE474 FDB
TABLE475 FDB
TABLE476 FDB
TABLE477 FDB
TABLE478 FDB
TABLE479 FDB
TABLE480 FDB
TABLE481 FDB
TABLE482 FDB
TABLE483 FDB
TABLE484 FDB
TABLE485 FDB
TABLE486 FDB
TABLE487 FDB
TABLE488 FDB
TABLE489 FDB
TABLE490 FDB
TABLE491 FDB
TABLE492 FDB
TABLE493 FDB
TABLE494 FDB
TABLE495 FDB
TABLE496 FDB
TABLE497 FDB
TABLE498 FDB
TABLE499 FDB
TABLE500 FDB
TABLE501 FDB
TABLE502 FDB
TABLE503 FDB
TABLE504 FDB
TABLE505 FDB
TABLE506 FDB
TABLE507 FDB
TABLE508 FDB
TABLE509 FDB
TABLE510 FDB
TABLE511 FDB
TABLE512 FDB
TABLE513 FDB
TABLE514 FDB
TABLE515 FDB
TABLE516 FDB
TABLE517 FDB
TABLE518 FDB
TABLE519 FDB
TABLE520 FDB
TABLE521 FDB
TABLE522 FDB
TABLE523 FDB
TABLE524 FDB
TABLE525 FDB
TABLE526 FDB
TABLE527 FDB
TABLE528 FDB
TABLE529 FDB
TABLE530 FDB
TABLE531 FDB
TABLE532 FDB
TABLE533 FDB
TABLE534 FDB
TABLE535 FDB
TABLE536 FDB
TABLE537 FDB
TABLE538 FDB
TABLE539 FDB
TABLE540 FDB
TABLE541 FDB
TABLE542 FDB
TABLE543 FDB
TABLE544 FDB
TABLE545 FDB
TABLE546 FDB
TABLE547 FDB
TABLE548 FDB
TABLE549 FDB
TABLE550 FDB
TABLE551 FDB
TABLE552 FDB
TABLE553 FDB
TABLE554 FDB
TABLE555 FDB
TABLE556 FDB
TABLE557 FDB
TABLE558 FDB
TABLE559 FDB
TABLE560 FDB
TABLE561 FDB
TABLE562 FDB
TABLE563 FDB
TABLE564 FDB
TABLE565 FDB
TABLE566 FDB
TABLE567 FDB
TABLE568 FDB
TABLE569 FDB
TABLE570 FDB
TABLE571 FDB
TABLE572 FDB
TABLE573 FDB
TABLE574 FDB
TABLE575 FDB
TABLE576 FDB
TABLE577 FDB
TABLE578 FDB
TABLE579 FDB
TABLE580 FDB
TABLE581 FDB
TABLE582 FDB
TABLE583 FDB
TABLE584 FDB
TABLE585 FDB
TABLE586 FDB
TABLE587 FDB
TABLE588 FDB
TABLE589 FDB
TABLE590 FDB
TABLE591 FDB
TABLE592 FDB
TABLE593 FDB
TABLE594 FDB
TABLE595 FDB
TABLE596 FDB
TABLE597 FDB
TABLE598 FDB
TABLE599 FDB
TABLE600 FDB
TABLE601 FDB
TABLE602 FDB
TABLE603 FDB
TABLE604 FDB
TABLE605 FDB
TABLE606 FDB
TABLE607 FDB
TABLE608 FDB
TABLE609 FDB
TABLE610 FDB
TABLE611 FDB
TABLE612 FDB
TABLE613 FDB
TABLE614 FDB
TABLE615 FDB
TABLE616 FDB
TABLE617 FDB
TABLE618 FDB
TABLE619 FDB
TABLE620 FDB
TABLE621 FDB
TABLE622 FDB
TABLE623 FDB
TABLE624 FDB
TABLE625 FDB
TABLE626 FDB
TABLE627 FDB
TABLE628 FDB
TABLE629 FDB
TABLE630 FDB
TABLE631 FDB
TABLE632 FDB
TABLE633 FDB
TABLE634 FDB
TABLE635 FDB
TABLE636 FDB
TABLE637 FDB
TABLE638 FDB
TABLE639 FDB
TABLE640 FDB
TABLE641 FDB
TABLE642 FDB
TABLE643 FDB
TABLE644 FDB
TABLE645 FDB
TABLE646 FDB
TABLE647 FDB
TABLE648 FDB
TABLE649 FDB
TABLE650 FDB
TABLE651 FDB
TABLE652 FDB
TABLE653 FDB
TABLE654 FDB
TABLE655 FDB
TABLE656 FDB
TABLE657 FDB
TABLE658 FDB
TABLE659 FDB
TABLE660 FDB
TABLE661 FDB
TABLE662 FDB
TABLE663 FDB
TABLE664 FDB
TABLE665 FDB
TABLE666 FDB
TABLE667 FDB
TABLE668 FDB
TABLE669 FDB
TABLE670 FDB
TABLE671 FDB
TABLE672 FDB
TABLE673 FDB
TABLE674 FDB
TABLE675 FDB
TABLE676 FDB
TABLE677 FDB
TABLE678 FDB
TABLE679 FDB
TABLE680 FDB
TABLE681 FDB
TABLE682 FDB
TABLE683 FDB
TABLE684 FDB
TABLE685 FDB
TABLE686 FDB
TABLE687 FDB
TABLE688 FDB
TABLE689 FDB
TABLE690 FDB
TABLE691 FDB
TABLE692 FDB
TABLE693 FDB
TABLE694 FDB
TABLE695 FDB
TABLE696 FDB
TABLE697 FDB
TABLE698 FDB
TABLE699 FDB
TABLE700 FDB
TABLE701 FDB
TABLE702 FDB
TABLE703 FDB
TABLE704 FDB
TABLE705 FDB
TABLE706 FDB
TABLE707 FDB
TABLE708 FDB
TABLE709 FDB
TABLE710 FDB
TABLE711 FDB
TABLE712 FDB
TABLE713 FDB
TABLE714 FDB
TABLE715 FDB
TABLE716 FDB
TABLE717 FDB
TABLE718 FDB
TABLE719 FDB
TABLE720 FDB
TABLE721 FDB
TABLE722 FDB
TABLE723 FDB
TABLE724 FDB
TABLE725 FDB
TABLE726 FDB
TABLE727 FDB
TABLE728 FDB
TABLE729 FDB
TABLE730 FDB
TABLE731 FDB
TABLE732 FDB
TABLE733 FDB
TABLE734 FDB
TABLE735 FDB
TABLE736 FDB
TABLE737 FDB
TABLE738 FDB
TABLE739 FDB
TABLE740 FDB
TABLE741 FDB
TABLE742 FDB
TABLE743 FDB
TABLE744 FDB
TABLE745 FDB
TABLE746 FDB
TABLE747 FDB
TABLE748 FDB
TABLE749 FDB
TABLE750 FDB
TABLE751 FDB
TABLE752 FDB
TABLE753 FDB
TABLE754 FDB
TABLE755 FDB
TABLE756 FDB
TABLE757 FDB
TABLE758 FDB
TABLE759 FDB
TABLE760 FDB
TABLE761 FDB
TABLE762 FDB
TABLE763 FDB
TABLE764 FDB
TABLE765 FDB
TABLE766 FDB
TABLE767 FDB
TABLE768 FDB
TABLE769 FDB
TABLE770 FDB
TABLE771 FDB
TABLE772 FDB
TABLE773 FDB
TABLE774 FDB
TABLE775 FDB
TABLE776 FDB
TABLE777 FDB
TABLE778 FDB
TABLE779 FDB
TABLE780 FDB
TABLE781 FDB
TABLE782 FDB
TABLE783 FDB
TABLE784 FDB
TABLE785 FDB
TABLE786 FDB
TABLE787 FDB
TABLE788 FDB
TABLE789 FDB
TABLE790 FDB
TABLE791 FDB
TABLE792 FDB
TABLE793 FDB
TABLE794 FDB
TABLE795 FDB
TABLE796 FDB
TABLE797 FDB
TABLE798 FDB
TABLE799 FDB
TABLE800 FDB
TABLE801 FDB
TABLE802 FDB
TABLE803 FDB
TABLE804 FDB
TABLE805 FDB
TABLE806 FDB
TABLE807 FDB
TABLE808 FDB
TABLE809 FDB
TABLE810 FDB
TABLE811 FDB
TABLE812 FDB
TABLE813 FDB
TABLE814 FDB
TABLE815 FDB
TABLE816 FDB
TABLE817 FDB
TABLE818 FDB
TABLE819 FDB
TABLE820 FDB
TABLE821 FDB
TABLE822 FDB
TABLE823 FDB
TABLE824 FDB
TABLE825 FDB
TABLE826 FDB
TABLE827 FDB
TABLE828 FDB
TABLE829 FDB
TABLE830 FDB
TABLE831 FDB
TABLE832 FDB
TABLE833 FDB
TABLE834 FDB
TABLE835 FDB
TABLE836 FDB
TABLE837 FDB
TABLE838 FDB
TABLE839 FDB
TABLE840 FDB
TABLE841 FDB
TABLE842 FDB
TABLE843 FDB
TABLE844 FDB
TABLE845 FDB
TABLE846 FDB
TABLE847 FDB
TABLE848 FDB
TABLE849 FDB
TABLE850 FDB
TABLE851 FDB
TABLE852 FDB
TABLE853 FDB
TABLE854 FDB
TABLE855 FDB
TABLE856 FDB
TABLE857 FDB
TABLE858 FDB
TABLE859 FDB
TABLE860 FDB
TABLE861 FDB
TABLE862 FDB
TABLE863 FDB
TABLE864 FDB
TABLE865 FDB
TABLE866 FDB
TABLE867 FDB
TABLE868 FDB
TABLE869 FDB
TABLE870 FDB
TABLE871 FDB
TABLE872 FDB
TABLE873 FDB
TABLE874 FDB
TABLE875 FDB
TABLE876 FDB
TABLE877 FDB
TABLE878 FDB
TABLE879 FDB
TABLE880 FDB
TABLE881 FDB
TABLE882 FDB
TABLE883 FDB
TABLE884 FDB
TABLE885 FDB
TABLE886 FDB
TABLE887 FDB
TABLE888 FDB
TABLE889 FDB
TABLE890 FDB
TABLE891 FDB
TABLE892 FDB
TABLE893 FDB
TABLE894 FDB
TABLE895 FDB
TABLE896 FDB
TABLE897 FDB
TABLE898 FDB
TABLE899 FDB
TABLE900 FDB
TABLE901 FDB
TABLE902 FDB
TABLE903 FDB
TABLE904 FDB
TABLE905 FDB
TABLE906 FDB
TABLE907 FDB
TABLE908 FDB
TABLE909 FDB
TABLE910 FDB
TABLE911 FDB
TABLE912 FDB
TABLE913 FDB
TABLE914 FDB
TABLE915 FDB
TABLE916 FDB
TABLE917 FDB
TABLE918 FDB
TABLE919 FDB
TABLE920 FDB
TABLE921 FDB
TABLE922 FDB
TABLE923 FDB
TABLE924 FDB
TABLE925 FDB
TABLE926 FDB
TABLE927 FDB
TABLE928 FDB
TABLE929 FDB
TABLE930 FDB
TABLE931 FDB
TABLE932 FDB
TABLE933 FDB
TABLE934 FDB
TABLE935 FDB
TABLE936 FDB
TABLE937 FDB
TABLE938 FDB
TABLE939 FDB
TABLE940 FDB
TABLE941 FDB
TABLE942 FDB
TABLE943 FDB
TABLE944 FDB
TABLE945 FDB
TABLE946 FDB
TABLE947 FDB
TABLE948 FDB
TABLE949 FDB
TABLE950 FDB
TABLE951 FDB
TABLE952 FDB
TABLE953 FDB
TABLE954 FDB
TABLE955 FDB
TABLE956 FDB
TABLE957 FDB
TABLE958 FDB
TABLE959 FDB
TABLE960 FDB
TABLE961 FDB
TABLE962 FDB
TABLE963 FDB
TABLE964 FDB
TABLE965 FDB
TABLE966 FDB
TABLE967 FDB
TABLE968 FDB
TABLE969 FDB
TABLE970 FDB
TABLE971 FDB
TABLE972 FDB
TABLE973 FDB
TABLE974 FDB
TABLE975 FDB
TABLE976 FDB
TABLE977 FDB
TABLE978 FDB
TABLE979 FDB
TABLE980 FDB
TABLE981 FDB
TABLE982 FDB
TABLE983 FDB
TABLE984 FDB
TABLE985 FDB
TABLE986 FDB
TABLE987 FDB
TABLE988 FDB
TABLE989 FDB
TABLE990 FDB
TABLE991 FDB
TABLE992 FDB
TABLE993 FDB
TABLE994 FDB
TABLE995 FDB
TABLE996 FDB
TABLE997 FDB
TABLE998 FDB
TABLE999 FDB
TABLE1000 FDB

```

TOTAL ERRORS 00000

T = nprty near CDAT
Z = load pos

JUMP
CLEAR SCREEN
DISK BOOT
BREAKPOINT
OPTIONAL PORT
ASCII PUNCH
ASCII LOAD
END OF TAPE
IRQ VECTOR
SOFTWARE INTERRUPT
NMI VECTOR
RESTART VECTOR

mode of load
320p

IRQ A000
BEGA A002
ENDA A004
NMI A006
SP A008
FORADD A00A
FORECH A00C
XH1 A00D
XLOW A00E
CKSM A00F
XTEMP A010
SWIIMP A012
TW A044
TEMP A046
BYTECT A047
CTLPOR 8004
PROM C000
BKPT A014
BKLT A016
STACK A042
IRGV E000
JUMP E005
CURSOR E009
LOAD E00C
LOAD3 E00F
LOAD11 E02B
LOAD15 E03B
LOAD19 E040
LOAD21 E044
BADDR E047
BYTE E055
BYTE1 E057
QUTHL E067
QUTHR E06B
QUTCH E075
INCH E078
PDATA2 E07B
PDATA1 E07E
C1 E085
CHANGE E088
CHAS1 E08A
ANOTH E09B
INHEX E0AA
INHEX1 E0AC
IN1HG E0BE
OUT2H E0BF
OUT2HA E0C1
OUT4HS E0C8
OUT2HS E0CA
QUTS E0CC
START E0D0
AL3 E0D5
SK1 E0DE
EOE3 E0E3
AL4 E0E5
C3 E0FC
AL1 E101

E115
AL2 E117
SFO E123
SFE1 E124
PRINT E130
SWCTTL E14A
CONTRL E152
POF1 E165
CONTR1 E16B
LOOK E173
OVER E176
SK3 E181
SWTL1 E189
SFE E18B
S9 E190
MTAPE1 E193
MCLOFF E19C
MCL E19D
EIAS E1A5
NMIV E1A7
INEE E1AC
SEARCH E1AE
OVE E1BB
PNT E1C5
GOTO E1D0
OUTEE E1D1
SAVRET E1D3
GETPT1 E1D6
ISACIA E1D9
SKPO E1E0
INCR1 E1E6
INEE1 E1EE
BILD E1F3
INCH8 E1F6
ACIAIN E1FF
OUTEE1 E20D
ACIOUT E212
ACIOUT1 E216
RES E21E
IN1 E223
IN3 E22E
IOUT E240
OUT1 E248
IOUT2 E251
DEL E25A
DE E25E
DDL E263
DDL1 E265
OPTL E269
PIAECH E27D
NOOPT E283
PIAINI E284
DISK E28F
LOOP1 E298
LOOP2 E2A9
LOOP3 E2B3
RETT2 E2BD

RETURN E2BF
RETT1 E2C1
DELAY E2C2
DELAY1 E2C5
DUM E2C9
CLEAR E2CC
RDOFF1 E2D4
BREAK E2D9
BREAKO E2E2
INUSE E2FE
SWISET E308
STO E313
STO1 E316
STORTN E319
PUNCH1 E31A
PNCHS9 E31E
PDAT E32A
POFC4 E32D
C4 E331
RDON E334
RTNN E346
RDOFF E347
PNCHON E34D
PNCHOF E353
STROBE E357
STR1 E36F
STR2 E371
RTN1 E375
PUNCH E376
PUNCH2 E379
PUN11 E37E
PUN22 E390
PUN23 E392
PUN32 E3B2
RTN5 E3CB
PUNT2 E3CC
TABLE E3D1
TABLE1 E3EF
TABEND E3F5